PROJECT TITLE :

High-Performance E-Band Transceiver Chipset for Point-to-Point Communication in SiGe BiCMOS Technology

ABSTRACT:

Two totally integrated chipsets covering the complete E-band frequency vary, 71-seventy six/eighty one-eighty six GHz, are demonstrated. These designs, which were implemented in 0.13- μm SiGe BiCMOS technology, use a sliding IF superheterodyne design. The receiver (Rx) chips include a picture-reject low-noise amplifier, RF-to-IF mixer, variable gain IF amplifier (IF VGA), quadrature IF-to-baseband (BB) de-modulator, tunable BB filter, section-locked loop (PLL) synthesizer, and a frequency quadrupler. At space temperature the Rx chips achieve a maximum gain of 73 dB, 6-dB noise figure, higher than -twelve-dBm input third-order intercept point, additional than 65-dB dynamic vary, and consume 60zero mW for lower band (LB) (71-76 GHz) and better band (HB) (eighty one-eighty six GHz) alike. The transmitter (Tx) chips embrace an influence amplifier, image reject driver, variable RF attenuators, power detector, IF-to-RF up-converting mixer, IF VGA, quadrature BB-to-IF modulator, PLL, and a frequency multiplier. The Tx chips achieve a power one-dB compression point (P1dB) of seventeen.five/sixteen.six dBm, saturated power (Psat) of 20.five/eighteen.8 dBm on one-ended output, up to thirty-nine-dB gain with an analog controlled dynamic range of 30 dB, and consumes one.75/one.eight W for the LB and HB, respectively. This state-of-the-art performance allows the usage of complicated modulations and high-capacity transmission.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template - 2017ABSTRACT:We tend to propose a completely unique asynchronous logic (async) quasi-delay-insensitive (QDI)
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.
PROJECT TITLE : A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications - 2016 ABSTRACT: Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant
PROJECT TITLE : High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols - 2016 ABSTRACT: In a fashionable system-on-chip design, tons of cores and intellectual properties can be integrated into a single
PROJECT TITLE : High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2m) - 2016 ABSTRACT: A high performance design of elliptic curve scalar multiplication based mostly on the Montgomery ladder

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry