PROJECT TITLE :

Low-power 850 nm optoelectronic integrated circuit receiver fabricated in 65 nm complementary metal–oxide semiconductor technology

ABSTRACT:

The authors present an occasional-power 850 nm Si optoelectronic integrated circuit (OEIC) receiver fabricated in normal sixty five nm complementary metal-oxide semiconductor (CMOS) technology. They analyse power consumption of previously reported CMOS OEIC receivers and determine the authors receiver design for low-power operation. Their OEIC receiver consists of a CMOS-compatible avalanche photodetector and electronic circuits that embrace an inverter-based mostly transimpedance amplifier, a tunable equaliser and a post amplifier. With the fabricated OEIC receiver, they successfully demonstrate eight Gb/s operation with a touch-error rate <;10-twelve at incident optical power of -four.5 dBm. Their OEIC receiver consumes 5 mW with 1.two V provide voltage. To the most effective of their data, their OEIC receiver achieves all-time low energy efficiency among 850 nm CMOS OEIC receivers.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Dynamically Updatable Ternary Segmented Aging Bloom Filter for OpenFlow-Compliant Low-Power Packet Processing - 2018ABSTRACT:OpenFlow, the most protocol for software-outlined networking, requires large-sized rule
PROJECT TITLE :A Low-Power High-Speed Comparator for Precise Applications - 2018ABSTRACT:A coffee-power comparator is presented. pMOS transistors are used at the input of the preamplifier of the comparator furthermore as the latch
PROJECT TITLE :Low-power Implementation of Mitchell's Approximate Logarithmic Multiplication for Convolutional Neural Networks - 2018ABSTRACT:This paper proposes an occasional-power implementation of the approximate logarithmic
PROJECT TITLE :Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors - 2018ABSTRACT:Approximate computing has been thought of to boost the accuracy-performance tradeoff in error-tolerant
PROJECT TITLE :Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add - 2018ABSTRACT:The need for power potency is driving a rethink of style selections in processor architectures. Whereas vector

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry