Sell Your Projects | My Account | Careers | This email address is being protected from spambots. You need JavaScript enabled to view it. | Call: +91 9573777164

Design and Implementation of High-Performance Master/Slave Memory Controller with Microcontroller Bus Architecture

1 1 1 1 1 Rating 4.79 (72 Votes)

PROJECT TITLE :

Design and Implementation of High-Performance Master/Slave Memory Controller with Microcontroller Bus Architecture

ABSTRACT :

The on-chip interconnection system known as advanced microcontroller bus architecture (AMBA) is a well-established open specification for the proper management of functional blocks comprising system-on-chips (SOCs). In the subject paper, the design and implementation details of AMBA high-performance bus (AHB) master and slave with memory controller (MC) interface are discussed. A bridge between AHB master and slave with supportive application of MC is also proposed and the resultant efficiency in respect of area overhead and speed is provided. The realization of the control structure is based on the concept of conventional finite state machines (FSMs). The intellectual property (IP) blocks of AHB master and slave are implemented on a Xilinx Spartan3 field programmable gate array (FPGA) chip (3s50pq208-5).


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


Design and Implementation of High-Performance Master/Slave Memory Controller with Microcontroller Bus Architecture - 4.8 out of 5 based on 72 votes

Project EnquiryLatest Ready Available Academic Live Projects in affordable prices

Included complete project review wise documentation with project explanation videos and Much More...