Efficient Implementations of 4-Bit Burst Error Correction for Memories - 2018


In recent times, there has been a growing interest in error correction codes that can correct localized errors in reminiscences. This is due to the larger fraction of radiation induced error events that affect many nearby memory cells as technology scales. Initially, codes which will correct single and double adjacent errors were proposed. More recently, three-bit burst error correction codes have additionally been presented. Consecutive step is to produce efficient 4-bit burst error correction for reminiscences. The issue is that because the error correction capability increases so does the overheads required to implement the codes in terms of parity check bits and encoding and decoding complexity. In this paper, efficient solutions to safeguard reminiscences against four-bit bursts are presented. The first one is the use of two interleaved single and double adjacent error correction codes whereas in the second, economical 4-bit burst error correction codes are presented. The primary resolution reduces the decoding complexity and delay at the value of having additional parity check bits whereas the second tries to reduce the decoding complexity when using the minimum variety of parity check bits. Each solutions have been evaluated and compared to an interleaved single error correction code and with existing burst error correction codes to raised understand the overheads needed to attain the protection against 4-bit burst errors.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Efficient Secure Outsourcing of Large-Scale Sparse Linear Systems of Equations - 2018ABSTRACT:Solving large-scale sparse linear systems of equations (SLSEs) is one in all the foremost common and basic problems in
PROJECT TITLE :Distributed Feature Selection for Efficient Economic Big Data Analysis - 2018ABSTRACT:With the rapidly increasing popularity of economic activities, a large amount of economic data is being collected. Although
PROJECT TITLE :Efficient Wideband DOA Estimation Through Function Evaluation Techniques - 2018ABSTRACT:This Project presents an economical analysis methodology for the functions involved within the computation of direction-of-arrival
PROJECT TITLE :Efficient System Tracking With Decomposable Graph-Structured Inputs and Application to Adaptive Equalization With Cyclostationary Inputs - 2018ABSTRACT:This Project introduces the graph-structured recursive least
PROJECT TITLE :Efficient Partial-Sum Network Architectures for List Successive-Cancellation Decoding of Polar Codes - 2018ABSTRACT:List successive cancellation decoder (LSCD) architectures have been recently proposed for the decoding

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry