Architecture Generator for Type-3 Unum Posit Adder/Subtractor - 2018


This paper is aimed towards the hardware architecture aspect of a recently proposed posit range system under kind-three unum (universal variety system). Here, an algorithmic flow for the posit addition/subtraction arithmetic is developed and its hardware architecture is intended. Compare to floating purpose, posit provides better dynamic vary and accuracy over same word size, together with additional accurate and exact arithmetic support. Posit format includes a run-time varying exponent component, provided by a combination of regime-bits (of run-time varying length) and exponent-bits (of size up to ES bits). Thus, the mantissa precision conjointly varies at run-time. This provides a mixture of dynamic vary and precision beneath a given word size (N). This potential variation in format along dynamic range and precision might attract numerous applications with different(accuracy and dynamic vary) requirement. But, this run-time variation in posit format conjointly poses a hardware design challenge. Therefore, this paper is aimed towards the construction of an open-supply parameterized Verilog HDL (Hardware Description Language) generator for posit adder/subtractor arithmetic, with parameterized N and ES.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :A new architecture of INC-fuzzy hybrid method for tracking maximumpower purpose in PV cellsABSTRACT:The importance and necessity of energy for human societies are so clear however the traditional sources of energy
PROJECT TITLE :System Architecture and Signal Processing for Frequency-Modulated Continuous-Wave Radar Using Active Backscatter Tags - 2018ABSTRACT:During this Project, we study a frequency-modulated continuous-wave primarily
PROJECT TITLE :Algorithm and Architecture of a Low-Complexity and High-Parallelism Preprocessing-Based K -Best Detector for Large-Scale MIMO Systems - 2018ABSTRACT:As a branch of sphere decoding, the K-best method has played an
PROJECT TITLE :A High-Throughput Architecture of List Successive Cancellation Polar Codes Decoder With Large List Size - 2018ABSTRACT:As the first kind of forward error correction (FEC) codes that achieve channel capacity, polar
PROJECT TITLE :A 2-D FFT-Based Transceiver Architecture for OAM-OFDM Systems With UCA Antennas - 2018ABSTRACT:Radio orbital angular momentum (OAM) provides another perspective of spatial multiplexing to improve the spectrum efficiency.

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry