My Account | Careers | Downloads | Blog

PROJECT TITLE :

Architecture Generator for Type-3 Unum Posit Adder/Subtractor - 2018

ABSTRACT:

This paper is aimed towards the hardware architecture aspect of a recently proposed posit range system under kind-three unum (universal variety system). Here, an algorithmic flow for the posit addition/subtraction arithmetic is developed and its hardware architecture is intended. Compare to floating purpose, posit provides better dynamic vary and accuracy over same word size, together with additional accurate and exact arithmetic support. Posit format includes a run-time varying exponent component, provided by a combination of regime-bits (of run-time varying length) and exponent-bits (of size up to ES bits). Thus, the mantissa precision conjointly varies at run-time. This provides a mixture of dynamic vary and precision beneath a given word size (N). This potential variation in format along dynamic range and precision might attract numerous applications with different(accuracy and dynamic vary) requirement. But, this run-time variation in posit format conjointly poses a hardware design challenge. Therefore, this paper is aimed towards the construction of an open-supply parameterized Verilog HDL (Hardware Description Language) generator for posit adder/subtractor arithmetic, with parameterized N and ES.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

VLSI Core MTech Projects
PROJECT TITLE : RESERVE: An Energy-Efficient Edge Cloud Architecture for Intelligent Multi-UAV ABSTRACT: Multi-unmanned aerial vehicle (MUAV) systems are able to perform tasks such as environmental and disaster monitoring, border
PROJECT TITLE : Towards Accurate and Compact Architectures via Neural Architecture Transformer ABSTRACT: One of the most important aspects that contributed to the accomplishments of deep neural networks was the process of designing
PROJECT TITLE : Space-Air-Ground Integrated Multi-domain Network Resource Orchestration based on Virtual Network Architecture a DRL Method ABSTRACT: Due to deployment, coverage, and capacity issues, traditional ground wireless
PROJECT TITLE : Improving the In-Hospital Mortality Prediction of Diabetes ICU Patients Using a Process Mining/Deep Learning Architecture ABSTRACT: Patients in the intensive care unit (ICU) who have diabetes have an increased
PROJECT TITLE : Improving the In-Hospital Mortality Prediction of Diabetes ICU Patients Using a Process Mining/Deep Learning Architecture ABSTRACT: Patients in the intensive care unit (ICU) who have diabetes have an increased

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry