As networking technology advances, the gap between network bandwidth and network processing power widens. Information security issues add to the need for developing high-performance network processing hardware, particularly that for real-time processing of cryptographic algorithms. This paper presents a configurable architecture for Advanced Encryption Standard (AES) encryption, whose major building blocks are a group of AESprocessors. Each AES processor provides 219 block cipher schemes with a novel on-the-fly key expansion designfor the original AES algorithm and an extended AES algorithm. In this multicore architecture, the memory controller of each AES processor is designed for the maximum overlapping between data transfer and encryption, reducing interrupt handling load of the host processor. This design can be applied to high-speed systems since its independent data paths greatly reduces the input/output bandwidth problem. A test chip has been fabricated for the AES architecture, using a standard 0.25-??m CMOS process. It has a silicon area of 6.29 mm2, containing about 200,500 logic gates, and runs at a 66-MHz clock. In electronic codebook (ECB) and cipher-block chaining (CBC) cipher modes, the throughput rates are 844.9, 704, and 603.4 Mb/s for 128-, 192-, and 256-b keys, respectively. In order to achieve 1-Gb/s throughput (including overhead) at the worst case, we design a multicore architecture containing three AES processors with 0.18-??m CMOS process. The throughput rate of the architecture is between 1.29 and 3.75 Gb/s at 102 MHz. The architecture performs encryption and decryption oflarge data with 128-b key in CBC mode using on-the-fly key generation and composite field S-box, making it more cost effective (with better thousand-gate/gigabit-per-second ratio) than conventional methods.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :A Successive Optimization Approach to Pilot Design for Multi-Cell Massive MIMO Systems - 2018ABSTRACT:During this letter, we tend to introduce a completely unique pilot design approach that minimizes the entire
PROJECT TITLE :Spectrally Compatible Waveform Design for MIMO Radar in the Presence of Multiple Targets - 2018ABSTRACT:This Project investigates the matter of the spectrally compatible waveform style for multiple-input multiple-output
PROJECT TITLE :Relay Hybrid Precoding Design in Millimeter-Wave Massive MIMO Systems - 2018ABSTRACT:This Project investigates the relay hybrid precoding style in millimeter-wave massive multiple-input multiple-output systems.
PROJECT TITLE :Optimal Training Design for MIMO Systems With General Power Constraints - 2018ABSTRACT:Coaching design for general multiple-input multiple-output (MIMO) systems is investigated during this Project. Unlike previous
PROJECT TITLE :Optimal Filter Design for Signal Processing on Random Graphs: Accelerated Consensus - 2018ABSTRACT:In graph signal processing, filters arise from polynomials in shift matrices that respect the graph structure,

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry