ABSTRACT:

As NetWorking technology advances, the gap between network bandwidth and network processing power widens. Information security issues add to the need for developing high-performance network processing hardware, particularly that for real-time processing of cryptographic algorithms. This paper presents a configurable architecture for Advanced Encryption Standard (AES) encryption, whose major building blocks are a group of AESprocessors. Each AES processor provides 219 block cipher schemes with a novel on-the-fly key expansion designfor the original AES algorithm and an extended AES algorithm. In this multicore architecture, the memory controller of each AES processor is designed for the maximum overlapping between data transfer and encryption, reducing interrupt handling load of the host processor. This design can be applied to high-speed systems since its independent data paths greatly reduces the input/output bandwidth problem. A test chip has been fabricated for the AES architecture, using a standard 0.25-??m CMOS process. It has a silicon area of 6.29 mm2, containing about 200,500 logic gates, and runs at a 66-MHz clock. In electronic codebook (ECB) and cipher-block chaining (CBC) cipher modes, the throughput rates are 844.9, 704, and 603.4 Mb/s for 128-, 192-, and 256-b keys, respectively. In order to achieve 1-Gb/s throughput (including overhead) at the worst case, we design a multicore architecture containing three AES processors with 0.18-??m CMOS process. The throughput rate of the architecture is between 1.29 and 3.75 Gb/s at 102 MHz. The architecture performs encryption and decryption oflarge data with 128-b key in CBC mode using on-the-fly key generation and composite field S-box, making it more cost effective (with better thousand-gate/gigabit-per-second ratio) than conventional methods.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE : Joint Transceiver Beamforming Design for Hybrid Full-Duplex and Half-Duplex Ad-Hoc Networks ABSTRACT: In this paper, we propose a joint transceiver beamforming design method for hybrid full-duplex (FD) and half-duplex
PROJECT TITLE : From Handcrafted to Deep Features for Pedestrian Detection A Survey ABSTRACT: Detecting pedestrians is an important but difficult problem in the field of computer vision, particularly in activities that are focused
PROJECT TITLE : Design of an agile training system based on Wireless Mesh Network ABSTRACT: Because of the difficulties associated with using traditional training methods and the lack of funding for agility training in college
PROJECT TITLE : An Empirical Review of Deep Learning Frameworks for Change Detection Model Design, Experimental Frameworks, Challenges and Research Needs ABSTRACT: One of the fundamental objectives of computer vision and video
PROJECT TITLE : Overcoming Data Availability Attacks in Blockchain Systems: Short Code-Length LDPC Code Design for Coded Merkle Tree ABSTRACT: Light nodes are a type of node that can be found in blockchains. These nodes only

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry