Multi-Core Embedded Wireless Sensor Networks Architecture and Applications - 2014


Technological advancements in the silicon industry, as predicted by Moore's law, have enabled integration of billions of transistors on a single chip. To exploit this high transistor density for high performance, embedded systems are undergoing a transition from single-core to multi-core. Although a majority of embedded wireless sensor networks (EWSNs) consist of single-core embedded sensor nodes, multi-core embedded sensor nodes are envisioned to burgeon in selected application domains that require complex in-network processing of the sensed data. In this paper, we propose an architecture for heterogeneous hierarchical multi-core embedded wireless sensor networks (MCEWSNs) as well as an architecture for multi-core embedded sensor nodes used in MCEWSNs. We elaborate several compute-intensive tasks performed by sensor networks and application domains that would especially benefit from multi-core embedded sensor nodes. This paper also investigates the feasibility of two multi-core architectural paradigms-symmetric multiprocessors (SMPs) and tiled many-core architectures (TMAs)-for MCEWSNs. We compare and analyze the performance of an SMP (an Intel-based SMP) and a TMA (Tilera's TILEPro64) based on a parallelized information fusion application for various performance metrics (e.g., runtime, speedup, efficiency, cost, and performance per watt). Results reveal that TMAs exploit data locality effectively and are more suitable for MCEWSN applications that require integer manipulation of sensor data, such as information fusion, and have little or no Communication between the parallelized tasks. To demonstrate the practical relevance of MCEWSNs, this paper also discusses several state-of-the-art multi-core embedded sensor node prototypes developed in academia and industry. We further discuss research challenges and future research directions for MCEWSNs.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :High-Throughput Multi-Core LDPC Decoders Based on x86 ProcessorABSTRACT:Low-Density Parity-Check (LDPC) codes are an economical means to correct transmission errors in digital communication systems. Although initially
PROJECT TITLE :Two-Phase Low-Energy N-Modular Redundancy for Hard Real-Time Multi-Core SystemsABSTRACT:This paper proposes an N-modular redundancy (NMR) technique with low energy-overhead for laborious real-time multi-core systems.
PROJECT TITLE :Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-CoreABSTRACT:As thread level parallelism in applications has continued to expand, so has research in chip multi-core processors. As additional
PROJECT TITLE :A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core SystemsABSTRACT:Network-on-Chip (NoC) paradigm is rapidly evolving into an economical interconnection network to handle the strict communication
PROJECT TITLE :Probabilistic Graphical Models on Multi-Core CPUs Using Java 8ABSTRACT:During this paper, we discuss software design issues connected to the event of parallel computational intelligence algorithms on multi-core

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry