A hardware-based computational platform is developed to model the generalized Laguerre–Volterra (GLV) multiple-input multiple-output (MIMO) system which is essential in identification of the time-varying neural dynamics underlying spike activities. Time cost for model parameters estimation is greatly reduced by a significant enhancement of 3.1$,times 10^{3}~{rm x}$ in data throughput of the Xilinx XC6VSX475T field programmable gate array (FPGA)-based system compared to a C model running on an Intel i7–860 Quad Core processor. The processing core consists of a first stage containing a vector convolution and MAC (multiply and accumulation) component; a second stage containing a prethreshold potential updating unit with an error approximation function component; and a third stage consisting of a gradient calculation unit. The hardware platform is scalable with the utilization of different number of processing units within each stage. It is also easily extendable into a multi-FPGA structure to further enhance the computational capability. A hardware IP library is proposed for versatile neural models and applications. The implementation of the self-reconfiguring platform and its applications to future research of neural dynamics are explored.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template - 2017ABSTRACT:We tend to propose a completely unique asynchronous logic (async) quasi-delay-insensitive (QDI)
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.
PROJECT TITLE : A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications - 2016 ABSTRACT: Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant
PROJECT TITLE : High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols - 2016 ABSTRACT: In a fashionable system-on-chip design, tons of cores and intellectual properties can be integrated into a single
PROJECT TITLE : High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2m) - 2016 ABSTRACT: A high performance design of elliptic curve scalar multiplication based mostly on the Montgomery ladder

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry