Exploiting New Interconnect Technologies in On-Chip Communication


The continuing scaling of transistors has increased the number of cores on the market in current processors, and the amount of cores is anticipated to continue to extend. In such manycore processors, the Communication between cores with the on-chip interconnect is becoming a challenge because it not solely should offer low latency and high bandwidth however also desires to be cost-effective in terms of power consumption. The Communication challenge is not solely within a single chip however providing high bandwidth to the increasing variety of cores from off-chip memory is additionally a challenge. The conventional metal interconnect is restricted, particularly for world Communication, and will not scale efficiently. During this paper, we investigate different interconnect technologies that can be exploited to deal with the Communication challenges in future manycore processor. We give an overview of the various technologies that are accessible and then, investigate how these interconnect technologies impact the design of the on-chip Communication and therefore the system style.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Exploiting Non-Causal CPU-State Information for Energy-Efficient Mobile Cooperative Computing - 2018ABSTRACT:Scavenging the idling computation resources at the large variety of mobile devices, ranging from tiny
PROJECT TITLE :Estimation of Broadband Multiuser Millimeter Wave Massive MIMO-OFDM Channels by Exploiting Their Sparse Structure - 2018ABSTRACT:In millimeter wave (mm-wave) huge multiple-input multiple-output (MIMO) systems, acquiring
PROJECT TITLE :MPiLoc: Self-Calibrating Multi-Floor Indoor Localization Exploiting Participatory Sensing - 2018ABSTRACT:Whereas location is one of the most important context info in mobile and pervasive computing, giant-scale
PROJECT TITLE :Automatic Identification of Driver’s Smartphone Exploiting Common Vehicle-Riding Actions - 2018ABSTRACT:Texting or browsing the net on a smartphone while driving, referred to as distracted driving, considerably
PROJECT TITLE :Exploiting Transistor-Level Reconfiguration to Optimize Combinational circuits - 2017ABSTRACT:Silicon nanowire reconfigurable field impact transistors (SiNW RFETs) abolish the physical separation of n-sort and p-type

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry