Enhancement of mobile computers requires high-performance computing with low-energy consumption. Variable stages pipeline (VSP) architecture, which reduces energy consumption and improves execution time by dynamically unifying the pipeline stages, is proposed to achieve this requirement. A VSP processor uses a special pipeline register called a latch D-flip-flop selector-cell (LDS-cell) that unifies the pipeline stages and prevents glitch propagation caused by stage unification under low-energy mode. The design of the fabricated VLSI of a VSP processor chip on 0.18 μm CMOS technology is presented. An evaluation shows that the VSP processor consumes 13% less energy than a conventional one.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Compromised Controller Design for Current Sharing and Voltage Regulation in DC Microgrid ABSTRACT: It is easy to see how voltage controller tuning provides a clear and intuitive tradeoff between the opposing
PROJECT TITLE : Design of Power Decoupling Strategy for Single-Phase Grid-Connected Inverter Under Non-Ideal Power Grid ABSTRACT: Single-phase inverters require large electrolytic capacitors to decouple the dc bus from the
PROJECT TITLE : Design and Implementation of a Variable Synthetic Inertia Controller for Wind Turbine Generators ABSTRACT: The rising use of Renewable Energy Sources (RES) and converter-connected power generation is reducing
PROJECT TITLE : Design and Development of MATLAB Based Three Phase Converter for Unbalanced AC Source ABSTRACT: The primary goal of this project is to build a control circuit with components in the zero sequence, although
PROJECT TITLE : Design of a Sliding-Mode-Controlled SEPIC ABSTRACT: This paper describes how to create a sliding-mode controller for photovoltaic (PV) systems that tracks the maximum power point. However, it is applicable

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry