PROJECT TITLE :

Low memory visual saliency architecture for data reduction in wireless sensor networks

ABSTRACT:

Traditionally, to scale back communication overheads because of bandwidth limitations in wireless sensor networks (WSNs), image compression techniques are used on high-resolution captures. Higher information reduction rates will be achieved by initial removing redundant elements of the capture previous to the application of image compression. To find these redundant parts, biologically plausible visual saliency processing is employed to isolate parts that appeared necessary based mostly on visual perception. Though visual saliency proves to be a good methodology in providing a distinctive distinction between necessary and unimportant regions, computational complexity and memory needs usually impair implementation. This study presents an implementation of an occasional-memory visual saliency architecture with reduced computation complexity for knowledge reduction in WSNs through salient patch transmission. A custom softcore microprocessor-based mostly hardware implementation on a field programmable gate array is then used to verify the architecture. Real-time processing demonstrated that data reductions of more than fiftyp.c are achievable for straightforward to medium scenes while not the appliance of image compression techniques.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Memory Vectors for Similarity Search in High-Dimensional Spaces - 2018ABSTRACT:We tend to study an indexing design to store and search in a very database of high-dimensional vectors from the perspective of statistical
PROJECT TITLE :Flexible Architecture of Memory BISTs - 2018ABSTRACT:This paper will gift a versatile Memory Built-in Self-Take a look at (MBIST) designed to be simply adaptable to specific memory configurations and user needs.
PROJECT TITLE :Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications - 2018ABSTRACT:In this brief, based on upset physical mechanism along with cheap transistor size, a sturdy 10T memory
PROJECT TITLE :12T Memory Cell for Aerospace Applications in Nano scale CMOS Technology - 2017ABSTRACT:In this paper, a novel radiation-hardened-by-design (RHBD) 12T memory cell is proposed to tolerate single node upset and multiple-node
PROJECT TITLE :A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator - 2017ABSTRACT:This paper presents a two.5D integrated microprocessor die, memory die, and accelerator die with two.5D silicon

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry