The aim of this paper is to construct a bio-inspired hierarchical neural network that could accurately represent visual images and facilitate follow-up processing. Our computational model adopted a ganglion cell (GC) mechanism with a receptive field that dynamically self-adjusts according to the characteristics of an input image. For each GC, a micro neural circuit and a reverse control circuit were developed to self-adaptively resize the receptive field. An array was also designed to imitate the layer of GCs that perform image representation. Results revealed that this GC array could represent images from the external environment with a low processing cost, and this nonclassical receptive field mechanism could substantially improve both segmentation and integration processing. This model enables automatic extraction of blocks from images, which makes multiscale representation feasible. Importantly, once an original pixel-level image was reorganized into a GC array, semantic-level features emerged. Because GCs, like symbols, are discrete and separable, this GC-grained compact representation is open to operations that can manipulate images partially and selectively. Thus, the GC-array model provides a basic infrastructure and allows for high-level image processing.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Compact Circularly Polarized Wide-Beamwidth Fern-Fractal-Shaped Microstrip Antenna for Vehicular Communication - 2018ABSTRACT:A compact circularly polarized wide-beamwidth patch antenna is presented here. The proposed
PROJECT TITLE :WMGR: A Generic and Compact Routing Scheme for Data Center Networks - 2018ABSTRACT:Knowledge center networks (DCNs) connect lots and thousands of computers and, as a results of the exponential growth in their number
PROJECT TITLE :Double Error Cellular Automata-Based Error Correction with Skip-mode Compact Syndrome Coding for Resilient PUF Design - 2018ABSTRACT:Physical Unclonable Functions (PUFs) gift an enticing security primitive thanks
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.
PROJECT TITLE :A Compact memristor-CMOS hybrid Look-up-table Design and Potential Application in FPGA - 2017ABSTRACT:Thanks to the traditional look-up-table (LUT) using the static random access memory (SRAM) cell, field programmable

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry