PROJECT TITLE :

Low Leakage Fully Half-Select-Free Robust SRAM Cells with BTI Reliability Analysis - 2018

ABSTRACT:

This paper presents two totally different topologies of 11T SRAM cells with absolutely 0.5-select-free strong operation for bit-interleaving implementation. The proposed 11T-1 and 11T-a pair of cells successfully eliminate Scan disturb and Write 0.5-select disturb and also improve the Write-ability by using power-cutoff and write “zero”/ “1” solely techniques. The 11T-1 and 11T-a pair of cells achieve one.eighty three× and one.7× higher write-yield whereas both achieve approximately 2× higher read-yield as compared with 6T cell (at V DD =0.nine V). The proposed 11T-1 cell conjointly shows 13.six% higher mean Write-margin (WM) compared with existing 11T cell. Each the proposed cells successfully eliminate floating node condition encountered in earlier power cut-off cells throughout write half-select. Monte-Carlo simulation confirms low-voltage operation without any extra peripheral assist circuits. We tend to additionally gift a comparative analysis of Bias Temperature Instability reliability impacting the SRAM performance in a very predictive 32nm high-k metal gate CMOS technology. Beneath static stress, the Browse Static Noise Margin (RSNM) reduces for all cells. However, 11T-1 and 11T-two cells improve RSNM by a pair of.seven% and three.3p.c beneath relaxed stress of ten/ninety. Moreover, the proposed 11T-1 (11T-2) cell improves WM by 7.twop.c (13.a pair ofp.c), reduces write power by twenty eight.zero% (twenty.4%) and leakage power by 85.sevenp.c (86.ninepercent), degrades write delay by thirty eight.onepercent (twenty three.threep.c) while not affecting read delay/power over a amount of 108 seconds (approx. three years). The 11T-one (11T-two) cell exhibits 4.eight% higher (a pair ofpercent lower) space overhead as compared to earlier 11T cell. Hence, the proposed 11T cells are an excellent choice for reliable SRAM design at nanoscale amidst method variations and transistor aging impact and will additionally be used in bit-interleaving design to realize multi-cell upset immunity.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Cost-Optimal Caching for D2D Networks With User Mobility: Modeling, Analysis, and Computational Approaches - 2018ABSTRACT:Caching well-liked files at the user equipments (UEs) provides an efficient way to alleviate
PROJECT TITLE :Design, Analysis, and Implementation of ARPKI: An Attack-Resilient Public-Key Infrastructure - 2018ABSTRACT:This Transport Layer Security (TLS) Public-Key Infrastructure (PKI) is based on a weakest-link security
PROJECT TITLE :10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage - 2017ABSTRACT:We have a tendency to gift, during this paper, a replacement 10T static
PROJECT TITLE :Robust, Efficient Depth Reconstruction with Hierarchical Confidence-Based Matching - 2017ABSTRACT:In recent years, taking photos and capturing videos with mobile devices became increasingly standard. Emerging applications
PROJECT TITLE : Single Phase Cascaded H5 Inverter with Leakage CurrentElimination for Transformerless Photovoltaic System - 2016 ABSTRACT: Leakage current reduction is one in all the important issues for the transformelress

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry