Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit - 2017 PROJECT TITLE :Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit - 2017ABSTRACT:In this paper, a hybrid one-bit full adder design using both complementary metal-oxide-semiconductor (CMOS) logic and transmission gate logic is reported. The design was first implemented for one bit and then extended for thirty two bit conjointly. The circuit was implemented using Cadence Virtuoso tools in a hundred and eighty-and 90-nm technology. Performance parameters like power, delay, and layout area were compared with the existing designs like complementary pass-transistor logic, transmission gate adder, transmission function adder, hybrid pass-logic with static CMOS output drive full adder, and therefore on. For one.eight-V supply at 180-nm technology, the average power consumption (4.1563 µW) was found to be extraordinarily low with moderately low delay (224 ps) ensuing from the deliberate incorporation of terribly weak CMOS inverters as well as strong transmission gates. Corresponding values of the same were one.17664 µW and 91.3 ps at ninety-nm technology operating at 1.2-V offer voltage. The look was more extended for implementing thirty two-bit full adder additionally, and was found to be operating efficiently with only five.578-ns (two.forty five-ns) delay and 112.79-µW (53.thirty six-µW) power at a hundred and eighty-nm (ninety-nm) technology for one.eight-V (one.two-V) offer voltage. As compared with the present full adder designs, this implementation was found to offer vital improvement in terms of power and speed. Did you like this research project? To get this research project Guidelines, Training and Code... Click Here facebook twitter google+ linkedin stumble pinterest 12T Memory Cell for Aerospace Applications in Nano scale CMOS Technology - 2017 Design of Efficient BCD Adders in Quantum-Dot Cellular Automata - 2017
