PROJECT TITLE :
Efficient Synchronization for Distributed Embedded Multiprocessors - 2016
In multiprocessor systems, low-latency synchronization is extremely important to effectively exploit fine-grain information parallelism and improve overall performance. This temporary presents an efficient synchronization for embedded distributed multiprocessors. The proposed answer works during a completely decentralized request-response manner via specific message exchange among the processing elements. Scalable lock and barrier synchronization algorithms, that are derived from the inherent distributed characteristics of the underlying design, are proposed to enable fair, orderly, and rivalry-free synchronization. We tend to implement the proposed synchronization model in a distributed 32-core architecture with a business cycle-correct SystemC simulation platform. Experimental results that show our proposed approach achieves ultralow synchronization latency and nearly ideal scalability when the core count scales.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here