PROJECT TITLE:

Quaternary Logic Lookup Table in Standard CMOS - 2015

ABSTRACT:

Interconnections are increasingly the dominant contributor to delay, area and energy consumption in CMOS digital circuits. Multiple-valued logic will decrease the common power required for level transitions and reduces the amount of required interconnections, hence conjointly reducing the impact of interconnections on overall energy consumption. During this project, we propose a quaternary lookup table (LUT) structure, designed to replace or complement binary LUTs in field programmable gate arrays. The circuit is compatible with normal CMOS processes, with one voltage provide and employing only simple voltagemode structures. A clock boosting technique is employed to optimize the switches resistance and power consumption. The proposed implementation overcomes several limitations found in previous quaternary implementations revealed so far, like the necessity for special options within the CMOS method or power-hungry current-mode cells. We tend to present a full adder prototype primarily based on the designed LUT, fabricated in a very standard 130-nm CMOS technology, in a position to figure at one hundred MHz whereas consuming twelvea pair of µW. The experimental results demonstrate the proper quaternary operation and ensure the power efficiency of the proposed design.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Novel High speed Vedic Multiplier proposal incorporating Adder based on Quaternary Signed Digit number system - 2018ABSTRACT:This paper presents a high-speed Vedic multiplier based mostly on the Urdhva Tiryagbhyam
PROJECT TITLE :Approximate Quaternary Addition with the Fast Carry Chains of FPGAs - 2018ABSTRACT:A heuristic is presented to efficiently synthesize approximate adder trees on Altera and Xilinx FPGAs using their carry chains.
PROJECT TITLE :Guest Editorial Special Issue on the 2015 IEEE International Instrumentation and Measurement Technology Conference Pisa, Italy, May 11–14, 2015ABSTRACT:The thirty second annual IEEE International Instrumentation
PROJECT TITLE :A CMOS Current-Steering D/A Converter With Full-Swing Output Voltage and a Quaternary DriverABSTRACT:This brief describes a CMOS current-steering digital-to-analog converter (D/A converter, DAC) with a full-swing
PROJECT TITLE: Quaternary Logic Lookup Table in Standard CMOS - 2015 ABSTRACT: Interconnections are increasingly the dominant contributor to delay, area and energy consumption in CMOS digital circuits. Multiple-valued logic will

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry