A novel VHDL implementation of UART with single error correction and double error detection capability - 2015


In an industrial working environment using multiprocessor communication using UART, noise is seemingly to have an effect on the info and data might be received with errors. This reasonably error incidence could affect the operating of the system ensuing in an improper control. Many existing UART designs are incorporating error detection logic. This reasonably logic, if detects errors, needs retransmission of corresponding information frames that take additional time for automatic repeat request (ARQ) and retransmission of knowledge. Linear block codes like hamming code have forward error correction (FEC) with error detection capability. This project presents a completely unique VLSI implementation of UART designed to include (8,4) extended hamming code referred to as SEC-DED code that may correct upto one error and detect upto 2 errors. This improves the noise immunity of the system optimizing the error free reception of information. The whole style is implemented in Xilinx ISE twelve.3 simulator targeted to Xilinx Spartan 6 FPGA.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :A novel maximum power point tracking technique based on fuzzy logic for photovoltaic systemsABSTRACT:Most power purpose tracking (MPPT) techniques are thought of a crucial part in photovoltaic system design to
PROJECT TITLE :SCDN: A Novel Software-Driven CDN for Better Content Pricing and Caching - 2018ABSTRACT:In conventional content delivery networks (CDNs), where the content providers (CPs) are lack of the topology information, it
PROJECT TITLE :LAW: A Novel Mechanism for Addressing Hidden Terminal Problem in LTE-U and Wi-Fi Networks - 2018ABSTRACT:Recently, the use of LTE in unlicensed spectrum (LTE-U) has gained a lot of attention. One of the daunting
PROJECT TITLE :Hybrid Phased-MIMO Radar: A Novel Approach With Optimal Performance Under Electronic Countermeasures - 2018ABSTRACT:This letter presents a completely unique technique for optimizing the performance of a phased-multi-in
PROJECT TITLE :A Novel Power Minimization Precoding Scheme for MIMO-NOMA Uplink Systems - 2018ABSTRACT:This letter is to investigate the employment of non-orthogonal multiple access (NOMA) and new transceiver design for multiple-input

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry