In this paper, we propose a pipelined reconfigurable fixed-width Baugh-Wooley multiplier design framework that provides four configuration modes (CMs): n × n fixed-width multiplier, two n/2 × n/2 fixed-width multipliers, n/2 × n/2 full-precision multiplier, and two n/A × n/A full-precision multipliers. Furthermore, low-power schemes including gated clock and zero input techniques are employed to achieve the power-efficient pipelinedreconfigurable design. The presented power-efficient pipelined reconfigurable fixed-width multiplier design not only generates a family of widely used multipliers but also leads to 10.59, 21.7, 28.84, and 31.58 percent powersaving, on average, for n = 8,16,24, and 32, respectively, compared with that of the pipelined reconfigurablefixed-width multiplier without using the low-power schemes. On the other hand, compared with non-reconfigurable pipelined multiplier, we can save 0.81, 12.46, 17.93, and 23.2 percent power consumption, respectively, for n = 8,16,24, and 32.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :MIMO Radar and Cellular Coexistence: A Power-Efficient Approach Enabled by Interference Exploitation - 2018ABSTRACT:We propose a unique approach to enable the coexistence between Multi-Input-Multi-Output (MIMO)
PROJECT TITLE :A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications - 2017ABSTRACT:This brief presents a fast and power-economical voltage levelshifting circuit capable of converting extraordinarily
PROJECT TITLE: TM-RF Aging-Aware Power-Efficient Register File Design for Modern Microprocessors - 2015 ABSTRACT: Modern microprocessors use register files (RFs) for performance enhancement and achieving instruction level parallelism
PROJECT TITLE :A High-Gain Power-Efficient Wideband V-Band LNA in 0.18- $mutext$ SiGe BiCMOSABSTRACT:This paper presents a high-gain power-efficient wideband V-band low noise amplifier (LNA) realized in 0.eighteen- SiGe BiCMOS
PROJECT TITLE :High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video EncodingABSTRACT:Fractional motion estimation (FME) considerably enhances video compression efficiency, but

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry