A Spurious-Power Suppression Technique For Multimedia/DSP Applications

ABSTRACT:

This paper presents the look exploration and applications of a spurious-power suppression technique (SPST) which will dramatically scale back the facility dissipation of combinational VLSI designs for multimedia/DSP purposes. The proposed SPST separates the target styles into 2 elements, i.e., the most important half and least vital part (MSP and LSP), and turns off the MSP when it does not have an effect on the computation results to save lots of power. Furthermore, this paper proposes a resourceful glitch-diminishing technique to filter out useless switching power by asserting the data signals once the info transient amount.

There are different entities that one would like to optimize when designing a VLSI circuit. These entities can  usually not be optimized simultaneously, solely improve one entity at the expense of a number of others The planning of an efficient integrated circuit in terms of power, area, and speed simultaneously, has become a terribly difficult drawback. Power dissipation is recognized as a important parameter in fashionable the target of a sensible multiplier is to supply a physically compact, sensible speed and low power consuming chip. To save lots of vital power consumption of a VLSI design, it is a good direction to reduce its dynamic power that is the foremost part of total power dissipation. In this paper, we propose a high speed low-power multiplier adopting the new SPST implementing approach. This multiplier is designed by equipping the Spurious Power Suppression Technique (SPST) on a modified Booth encoder which is controlled by a detection unit using an AND gate. The modified booth encoder will reduce the number of partial products generated by a issue of two. The SPST adder will avoid the unwanted addition and thus minimize the switching power dissipation.

In this project we used Modelsim for logical verification, and additional synthesizing it on Xilinx-ISE tool using target technology and performing putting & routing operation for system verification on targeted FPGA.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here