Flexible Hardware-Managed Isolated Execution: Architecture, Software Support and Applications - 2018


We tend to consider the matter of how to produce an execution setting where the application's secrets are safe even in the presence of malicious system software layers. We tend to propose Iso-X-a flexible, fine-grained hardware-supported framework that provides isolation for security-vital pieces of an application such that they'll execute securely even within the presence of untrusted system software. Isolation in Iso-X is achieved by creating and dynamically managing compartments (isolated software modules) to host critical fragments of code and associated knowledge. Iso-X provides fine-grained isolation at the memory-page level, versatile allocation of memory, and a low-complexity, hardware-only trusted computing base. Iso-X needs minimal additional hardware, a small number of recent ISA directions to manage compartments, and minimal changes to the operating system which need not be in the trusted computing base. The run-time performance overhead of Iso-X is negligible and even the overhead of making and destroying compartments is modest. An FPGA implementation of Iso-X runtime mechanisms shows a negligible impact on the processor cycle time.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Efficient and Flexible Crowdsourcing of Specialized Tasks With Precedence Constraints - 2018ABSTRACT:Several companies currently use crowdsourcing to leverage external furthermore internal crowds to perform specialized
PROJECT TITLE :Flexible Architecture of Memory BISTs - 2018ABSTRACT:This paper will gift a versatile Memory Built-in Self-Take a look at (MBIST) designed to be simply adaptable to specific memory configurations and user needs.
PROJECT TITLE :Flexible IQÐV Scheme of a DFIG for Rapid Voltage Regulation of a Wind Power Plant - 2017ABSTRACT:This paper proposes a versatile reactive current-to-voltage (IQ - V ) theme of a doubly fed induction generator
PROJECT TITLE : PNS-FCR: Flexible Charge RecyclingDynamic Circuit Technique forLow-Power Microprocessors - 2016 ABSTRACT: Due to the superior speed and area characteristics, dynamic circuits are widely applied in information
PROJECT TITLE : Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches - 2016 ABSTRACT: The traditional error correcting code (ECC) schemes for caches are primarily based on a fastened mapping

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry