- Details
- Category: MTECH VLSI ( VHDL/VERILOG ) PROJECTS
- By MTech Projects
- Hits: 6
On the Design of Efficient Modulo 2n+1 Multiply Add Add Units - 2014
PROJECT TITLE:
On the Design of Efficient Modulo 2n+1 Multiply Add Add Units - 2014
ABSTRACT:
In this work efficient modulo 2n+1 fused multiply-add-add units for weighted and diminished-one operands are proposed. The proposed architectures can be applied in systems in that fused multiply-add-add units accelerate the execution of the targeting algorithms. Long integer arithmetic would also show considerable gains by using multiply-add-add units. Conjointly, implementation results for the proposed units are given and compared to the performance of existing designs.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here
QUICK LINKS
- Python Projects List
- Java Projects with Source Code in NetBeans
- Android Projects Download
- Core Java Projects
- Simple Python Projects
- Android Projects with Source Code in Android Studio
- Segmentation in Image Processing
- Python Projects with Database
- Digital Signal Processing pdf
- Image Processing Using Python
- VLSI Projects for Final Year ECE
- Power Electronic Projects
- Power System Projects
- VLSI Projects for MTech
- Power System Projects using Matlab
- Power Electronics and Drives