Fault Tolerant Stencil Computation on Cloud-based GPU Spot Instances - 2017


This paper describes a fault tolerant framework for distributed stencil computation on cloud-based GPU clusters. It uses pipelining to overlap the information movement with computation in the halo region in addition to parallelises knowledge movement among the GPUs. Instead of running stencil codes on traditional clusters and supercomputers, the computation is performed on the Amazon Web Service GPU cloud, and utilizes its spot instances to enhance cost-efficiency. The implementation is based on a low-value faulttolerant mechanism to handle the doable termination of the spot instances. Including a price bidding module, our stencil framework not only optimizes for performance however also for price. Experimental results show that our framework outperforms the state-of-the-art solutions achieving a peak of twenty five TFLOPS for two- D decomposition running on 512 nodes. We also show that the use of spot instances yields sensible cost-potency, increasing the common TFLOPS/USD from 132 to 360.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Enhancing Fault Tolerance and Resource Utilization in Unidirectional Quorum-Based Cycle Routing - 2018ABSTRACT:Cycle-based optical network routing, whether or not using synchronous optical networking rings or p-cycles,
PROJECT TITLE :Faultprog: Testing the Accuracy of Binary-Level Software Fault Injection - 2018ABSTRACT:Off-The-Shelf (OTS) software parts are the cornerstone of contemporary systems, as well as safety-important ones. However,
PROJECT TITLE :Symbolic Synthesis of Timed Models with Strict 2-Phase Fault Recovery - 2018ABSTRACT:In this article, we tend to concentrate on economical synthesis of fault-tolerant timed models from their fault-intolerant version.
PROJECT TITLE :Fault Space Transformation: A Generic Approach to Counter Differential Fault Analysis and Differential Fault Intensity Analysis on AES-like Block Ciphers - 2017ABSTRACT:Classical fault attacks, like differential
PROJECT TITLE :Fault Tolerant Logic Cell FPGA - 2017ABSTRACT:It is proposed fault tolerant logic cell - LUT FPGA consistent with concept of the functionally complete tolerant element (FCT). The FCT component (logic element with

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry