PROJECT TITLE :

Synthesis of different-sized silver nanoparticles by simply varying reaction conditions with leaf extracts of Bauhinia variegata L.

ABSTRACT:

Green synthesis of nanoparticles is one of the crucial requirements in today's climate change scenario all over the world. In view of this, leaf extract (LE) of Bauhinia variegata L. possessing strong antidiabetic and antibacterial properties has been used to synthesise silver nanoparticles (SNP) in a controlled manner. Various-sized SNP (20-120-nm) were synthesised by varying incubation temperature, silver nitrate and LE concentrations. The rate of SNP synthesis and their size increased with increase in AgNO3 concentration up to 4 mM. With increase in LE concentration, size and aggregation of SNP was increased. The size and aggregation of SNP were also increased at temperatures above and below 40 C. This has suggested that size and dispersion of SNP can be controlled by varying reaction components and conditions. Polarity-based fractionation of B. variegata LE has suggested that only water-soluble fraction is responsible for SNP synthesis. Fourier transform infrared spectroscopy analysis revealed the attachment of polyphenolic and carbohydrate moieties to SNP. The synthesised SNPs were found stable in double distilled water, BSA and phosphate buffer (pH 7.4). On the contrary, incubation of SNP with NaCl induced aggregation. This suggests the safe use of SNP for various in vivo applications.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Symbolic Synthesis of Timed Models with Strict 2-Phase Fault Recovery - 2018ABSTRACT:In this article, we tend to concentrate on economical synthesis of fault-tolerant timed models from their fault-intolerant version.
PROJECT TITLE :Tap Delay-and-Accumulate Cost Aware Coefficient Synthesis Algorithm for the Design of Area-Power Efficient FIR Filters - 2018ABSTRACT:Finite-impulse response filters are widely used in digital signal processing
PROJECT TITLE :A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies - 2017ABSTRACT:Automatic synthesis of digital circuits has played a key role in obtaining high-performance styles. Whereas considerable
PROJECT TITLE :CMCS: Current-Mode Clock Synthesis - 2017ABSTRACT:In a very high-performance VLSI style, the clock network consumes a vital amount of power. Whereas most existing methodologies use voltage-mode (VM) signaling, these
PROJECT TITLE :Design And Synthesis Of Combinational Circuits Using Reversible Decoder In Xilinx - 2017ABSTRACT:Reversible logic is that the rising field for research in present era. The aim of this paper is to understand completely

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry