PROJECT TITLE :

Architectural Reliability: Lifetime Reliability Characterization and Management ofMany-Core Processors

ABSTRACT:

This paper presents a lifetime reliability characterization of the many-core processors primarily based on a full-system simulation of integrated microarchitecture, power, thermal, and reliability models. Underneath normal operating conditions, our model and analysis reveal that the mean-time-to-failure of cores on the die show traditional distribution. From the processor-level perspective, the key insight is that reducing the variance of the distribution can improve lifetime reliability by avoiding early failures. Based mostly on this understanding, we gift two variance reduction techniques for proactive reliability management; i) proportional dynamic voltage-frequency scaling (DVFS) and ii) coordinated thread swapping. A major advantage of using variance reduction techniques is that the improvement of system lifetime reliability will be achieved without adding design margins or spare components.