- Details
- Category: MTech VLSI Projects
- By MTech Projects
- Hits: 14
Memory-Reduced Turbo Decoding ArchitectureUsing NII Metric Compression - 2016
PROJECT TITLE :
Memory-Reduced Turbo Decoding ArchitectureUsing NII Metric Compression - 2016
ABSTRACT:
This brief proposes a replacement compression technique of next-iteration initialization metrics for relaxing the storage demands of turbo decoders. The proposed theme stores only the range of state metrics along with two indexes of the maximum and minimum values, whereas the previous compression strategies have to store all of the state metrics for initializing the subsequent iteration. We have a tendency to conjointly present a hardware-friendly recovery strategy, that will be implemented by straightforward multiplexing networks. Compared to the previous work, thence, the proposed compression method reduces the required storage bits by 30percent while providing the acceptable error-correcting performance in observe.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here


