MTech Projects
  • HOME
  • MTECH PROJECTS
    • COMPUTER SCIENCE
      • MTech Python Projects
        • Machine Learning Projects
        • Deep Learning Projects
        • Blockchain Projects
        • django Projects
      • MTech Java Projects
        • Cloud Computing Projects
        • Data Mining Projects
        • Mobile Computing Projects
        • Networking Projects
      • MTech NS2 Projects
        • Wireless Communication Projects
        • Vehicular Technology Projects
      • MTech Hadoop Projects
      • MTech Android Projects
    • ELECTRONICS
      • MTech DSP Projects
      • MTech DIP Projects
      • MTech VLSI Projects
      • MTech Communication Projects
    • ELECTRICAL
      • MTech Power Systems Projects
      • MTech Power Electronics Projects
      • MTech Control Systems Projects
    • OTHER
      • Chemical Projects
      • Mechanical Projects
      • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Contact Us

  • Street Number 4, Jawahar Nagar, RTC X Road, Hyderabad 500044
  • +91 9573777164
  • info@mtechprojects.com

Welcome to MTech Projects - Online Projects for MTech Students

  • My Account
  • Careers
  • Downloads
  • Blog
MTech Projects
  • Email Us
  • Phone Number
  • Open Hours
  • HOME
  • MTECH PROJECTS

    MTech Python Projects

    • Machine Learning Projects
    • Deep Learning Projects
    • Blockchain Projects
    • django Projects

    MTECH JAVA PROJECTS

    • Cloud Computing Projects
    • Data Mining Projects
    • Mobile Computing Projects
    • Networking Projects

    MTECH NS2 PROJECTS

    • Wireless Communication Projects
    • Vehicular Technology Projects
    • MTech Hadoop Projects
    • MTech Android Projects

    ELECTRONICS

    • MTech DSP Projects
    • MTech DIP Projects
    • MTech VLSI Projects
    • MTech Communication Projects

    ELECTRICAL

    • MTech Power Systems Projects
    • MTech Power Electronics Projects
    • MTech Control Systems Projects

    OTHER

    • Chemical Projects
    • Mechanical Projects
    • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Project Enquiry

  1. You are here:  
  2. Home
  3. MTech VLSI Projects
  4. In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers - 2016
Details
Category: MTech VLSI Projects
By MTech Projects
MTech Projects
01.Jun
Hits: 14

In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers - 2016

PROJECT TITLE :

In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers - 2016

ABSTRACT:

This transient proposes an on-line clear take a look at technique for detection of latent onerous faults which develop in 1st-input first-output buffers of routers during field operation of NoC. The technique involves repeating tests periodically to forestall accumulation of faults. A prototype implementation of the proposed take a look at algorithm has been integrated into the router-channel interface and on-line take a look at has been performed with synthetic self-similar information traffic. The performance of the NoC once addition of the take a look at circuit has been investigated in terms of throughput while the world overhead has been studied by synthesizing the check hardware. As well, an on-line check technique for the routing logic has been proposed which considers utilizing the header flits of the info traffic movement in transporting the check patterns.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

  • A Fixed-Point Squaring Algorithm Using an Implicit Arbitrary Radix Number System - 2016
  • Ultralow-Energy Variation-Aware Design: Adder Architecture Study - 2015
  • Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications - 2015
  • Design Flow for Flip Flop Grouping in Data Driven Clock Gating - 2014
  • A Low-Power Robust Easily Cascaded Penta MTJ-Based Combinational and Sequential Circuits - 2016
  • Optimization of Constant Matrix Multiplication with Low Power and High Throughput - 2017
  • Efficient FPGA implementation of convolution
  • CWFP: Novel Collective Write back and Fill Policy for LastLevel DRAM Cache - 2016
  • Passive Noise Shaping in SAR ADC With Improved Efficiency - 2018
  • Flexible Architecture of Memory BISTs - 2018
  • ROOT
Previous article: Memory-Reduced Turbo Decoding ArchitectureUsing NII Metric Compression - 2016 Memory-Reduced Turbo Decoding ArchitectureUsing NII Metric Compression - 2016 Next article: A Cellular Network Architecture WithPolynomial Weight Functions - 2016 A Cellular Network Architecture WithPolynomial Weight Functions - 2016
COMPUTER SCIENCE PROJECTS ELECTRONICS PROJECTS MTech DSP Projects MTech DIP Projects MTech VLSI Projects MTech VHDL Projects MTech Verilog Projects MTech Communication Projects ELECTRICAL PROJECTS EMBEDDED PROJECTS MECHANICAL PROJECTS

sell academic m.tech, btech and be projects online

sell academic m.tech, btech and be projects online

Academic Final Year Projects

QUICK LINKS

  • Python Projects
  • Java Projects
  • Android Projects
  • Digital Signal Processing
  • Image Processing Projects
  • VLSI Projects
  • Power Systems
  • Power Electronics
SUPPORT
+91 9573777164
9:00am - 6:00pm IST
info@mtechprojects.com

Navigate

  • ABOUT
  • TESTIMONIALS
  • FIND A DEALER
  • CAREERS

CONTACT

  • CONTACT
  • FAQ
  • RESOURCES
  • EMAIL US

Useful links

  • REFUND & RETURN POLICY
  • PRIVACY POLICIES

Support

  • FACEBOOK
  • TWITTER
  • PINTEREST
  • GOOGLE PLUS

Disclaimer : MTech Projects, is not associated or affiliated with IEEE, in any way. The mentioned IEEE Projects here are student projects inspired by ideas from IEEE publications, not projects conducted by or associated with IEEE.

Talk to us?

Copyright © 2026 MTech Projects. All Rights Reserved.