Clock-gating of streaming applications for energy efficient implementations on FPGAs - 2017 PROJECT TITLE :Clock-gating of streaming applications for energy efficient implementations on FPGAs - 2017ABSTRACT:This paper investigates the reduction of dynamic power for streaming applications yielded by asynchronous dataflow designs by using clock gating techniques. Streaming applications constitute a very broad class of computing algorithms in areas such as Signal Processing, digital media coding, cryptography, video analytics, network routing, packet processing, etc. This paper introduces a set of techniques that, considering the dynamic streaming behavior of algorithms, can achieve power savings by selectively switching off elements of the circuits when they are briefly inactive. The techniques being independent from the semantic of the application will be applied to any application and can be integrated into the synthesis stage of a high-level dataflow design flow. Experimental results of at-size applications synthesized on field-programmable gate arrays platforms demonstrate power reductions achievable with no loss in knowledge throughput. Did you like this research project? To get this research project Guidelines, Training and Code... Click Here facebook twitter google+ linkedin stumble pinterest Operating Frequency Improvement On FPGA Implementation Of A Pipeline Large-FFT Processor - 2017 Scenario-Aware Dynamic Power Reduction Using Bias Addition - 2017
