PROJECT TITLE :

A parallel radix-sort-based VLSI architecture for finding the first W maximum/minimum values (2014)

ABSTRACT :

Very-large-scale integration (VLSI) architectures for finding the first W (W>2) maximum (or minimum) values are required in the implementation of several applications such as nonbinary low-density-parity-check decoders, K-best multiple-input-multiple-output (MIMO) detectors, and turbo product codes. In this brief, a parallel radix-sort-based VLSI architecture for finding the first W maximum (or minimum) values is proposed. The described architecture, called Bit-Wise-And (BWA) architecture, relies on analyzing input data from the most significant bit to the least significant one, with very simple logic circuits. One key feature in the BWA architecture is its high level of scalability, which enables the adoption of this solution in a large spectrum of applications, corresponding to large ranges for both W and the size of the input data set. Experimental results, achieved by implementing the proposed architecture on a high-speed 90-nm CMOS standard-cell technology, show that BWA architecture requires significantly less area than other solutions available in the literature, i.e., less than or about 50% in all the considered cases and about 50% in the worst case. Moreover, the BWA architecture exhibits the lowest area-delay product among almost all considered cases.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


MTechProjects.com offering final year NS2 Based Parallel & Distributed MTech Projects, Parallel & Distributed IEEE Projects, IEEE Parallel & Distributed Projects, Parallel & Distributed MS Projects, NS2 Based Parallel & Distributed
MTechProjects.com offering final year .Net Based Parallel & Distributed MTech Projects, Parallel & Distributed IEEE Projects, IEEE Parallel & Distributed Projects, Parallel & Distributed MS Projects, .Net Based Parallel & Distributed
MTechProjects.com offering final year Java Based Parallel and Distributed MTech Projects, Parallel and Distributed IEEE Projects, IEEE Parallel and Distributed Projects, Parallel and Distributed MS Projects, Java Based Parallel
PROJECT TITLE :A Robust Parallel Algorithm for Combinatorial Compressed Sensing - 2018ABSTRACT:It was shown in previous work that a vector x E R n with at most k
PROJECT TITLE :Parallel Block Sequential Closed-Form Matting With Fan-Shaped Partitions - 2018ABSTRACT:Applying alpha matting to massive pictures may be a difficult task as a result of of its computational complexity. This Project

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry