Optimized Control of LCL-VSC Converter with Refined s-Parameter - 2017


For the management of high-voltage dc (HVdc) systems, especially for that of the multiterminal HVdc (MTdc) systems, the voltage source converter (VSC) could be a smart option because of its high controllability. These days, different types of VSC converters are realized like the two/3 level converter and modular multilevel converter. But, VSC converters are vulnerable against dc faults as a result of the paralleled diodes may experience massive fault currents. In order to maintain the sustainability of electricity delivery, efforts are paid on protecting the HVdc networks, like the novel converter topologies with the potential to tolerate faults and also the dc circuit breaker. Among that, the concept of the inductor-capacitor-inductor circuit (LCL)-VSC converter aims at enhancing the ability of converter to ride through dc faults, which limits currents flowing from the ac side to dc aspect. The proposed technique in this paper optimizes the management of LCL-VSC for partial load so that the ability loss will be drastically decreased. Yet, the preferable working range for the LCL converter is introduced to guarantee the ability of restraining fault currents. The method is verified on the PSCAD/EMTdc platform.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Optimized Update/Prediction Assignment for Lifting Transforms on Graphs - 2018ABSTRACT:Transformations on graphs will give compact representations of signals with many applications in denoising, feature extraction,
PROJECT TITLE :High-Dimensional MVDR Beamforming: Optimized Solutions Based on Spiked Random Matrix Models - 2018ABSTRACT:Minimum variance distortionless response (MVDR) beamforming (or Capon beamforming) is among the foremost
PROJECT TITLE :Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder - 2018ABSTRACT:Exploiting the tradeoff between accuracy and hardware cost incorporates a tremendous potential to boost the efficiency
PROJECT TITLE :Low Power 4×4 Bit Multiplier Design using Dadda Algorithm and Optimized Full Adder - 2018ABSTRACT:This paper presents the model of four-bit multiplier having low power and high speed using Algorithm named Dadda
PROJECT TITLE :Optimized Memristor-Based Multipliers - 2017ABSTRACT:Since memristors came to the forefront of research, minimal work has explored their application to pc arithmetic. This paper proposes 2 memristor-based implementations

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry