MTech Projects
  • HOME
  • MTECH PROJECTS
    • COMPUTER SCIENCE
      • MTech Python Projects
        • Machine Learning Projects
        • Deep Learning Projects
        • Blockchain Projects
        • django Projects
      • MTech Java Projects
        • Cloud Computing Projects
        • Data Mining Projects
        • Mobile Computing Projects
        • Networking Projects
      • MTech NS2 Projects
        • Wireless Communication Projects
        • Vehicular Technology Projects
      • MTech Hadoop Projects
      • MTech Android Projects
    • ELECTRONICS
      • MTech DSP Projects
      • MTech DIP Projects
      • MTech VLSI Projects
      • MTech Communication Projects
    • ELECTRICAL
      • MTech Power Systems Projects
      • MTech Power Electronics Projects
      • MTech Control Systems Projects
    • OTHER
      • Chemical Projects
      • Mechanical Projects
      • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Contact Us

  • Street Number 4, Jawahar Nagar, RTC X Road, Hyderabad 500044
  • +91 9573777164
  • info@mtechprojects.com

Welcome to MTech Projects - Online Projects for MTech Students

  • My Account
  • Careers
  • Downloads
  • Blog
MTech Projects
  • Email Us
  • Phone Number
  • Open Hours
  • HOME
  • MTECH PROJECTS

    MTech Python Projects

    • Machine Learning Projects
    • Deep Learning Projects
    • Blockchain Projects
    • django Projects

    MTECH JAVA PROJECTS

    • Cloud Computing Projects
    • Data Mining Projects
    • Mobile Computing Projects
    • Networking Projects

    MTECH NS2 PROJECTS

    • Wireless Communication Projects
    • Vehicular Technology Projects
    • MTech Hadoop Projects
    • MTech Android Projects

    ELECTRONICS

    • MTech DSP Projects
    • MTech DIP Projects
    • MTech VLSI Projects
    • MTech Communication Projects

    ELECTRICAL

    • MTech Power Systems Projects
    • MTech Power Electronics Projects
    • MTech Control Systems Projects

    OTHER

    • Chemical Projects
    • Mechanical Projects
    • All Other Projects
  • EMBEDDED KITS
    • MTech Embedded Kits
    • BTech Embedded Kits
  • PROJECTS+
  • PUBLISHING
    • Research Publishing
    • Authors Guidelines
    • Publishing Policy
  • CONTACT US

Project Enquiry

  1. You are here:  
  2. Home
  3. IEEE MTECH VLSI ( VHDL/VERILOG ) PROJECTS
  4. Statistical Analysis of MUX-Based Physical Unclonable Functions
Details
Category: MTECH VLSI ( VHDL/VERILOG ) PROJECTS
By MTech Projects
MTech Projects
07.Apr
Hits: 6

Statistical Analysis of MUX-Based Physical Unclonable Functions

PROJECT TITLE :

Statistical Analysis of MUX-Based Physical Unclonable Functions (2014)

ABSTRACT :

Physical unclonable functions (PUFs) can store secret keys in integrated circuits (ICs) by exploiting the uncontrollable randomness due to manufacturing process variations. These PUFs can be used for authentication of devices and for key generation in security applications. This paper presents a rigorous statistical analysis of various types of multiplexer-based (MUX-based) PUFs including the original MUX PUF, the feed-forward MUX PUFs, the modified feed-forward MUX PUFs, and multiplexer-demultiplexer (MUX/DeMUX) PUF. The modified feed-forward MUX PUF structure is a new structure that is introduced in this paper. Three types of feed-forward PUFs are analyzed in this paper. These include feed-forward overlap, feed-forward cascade and feed-forward separate. The performance analysis quantifies interchip and intrachip variations as a function of the number of stages, the process variation variance, the environmental noise variance, and the arbiter skew for different PUFs. Three other metrics of performance are also introduced and analyzed in this paper, which include reliability, uniqueness, and randomness. A PUF is more reliable if it has less intrachip variation. A PUF is more unique if the interchip variation is closer to 50%. A PUF is more random if its response bit is 0 or 1 with equal probability. Our statistical analysis shows that the intrachip variation is less dependent on the number of stages, N, if N is greater than ten. However, the interchip variation is dependent on N if N is less than 100. It is shown that the feed-forward PUFs have higher intrachip variation than MUX PUFs; however, the modified feed-forward PUFs have significantly lower intrachip variation than the feed-forward PUFs. It is shown that the modified feed-forward cascade MUX PUF has the best uniqueness and randomness, while the original MUX PUF has the best reliability. The analysis presented in this paper can be used by the designer to choose an appropriate PUF based on the application's- requirement. This eliminates the need for fabrication and testing of many PUFs for selecting an appropriate PUF.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

  • Bit-Level Optimization of Adder-Trees for Multiple Constant Multiplications for Efficient FIR Filter Implementation
  • Advanced low power RISC processor design using MIPS instruction set - 2015
  • Efficient Static D-Latch Standard Cell Characterization Using a Novel Setup Time Model - 2015
  • Secrecy Rate Optimizations for a MIMO Secrecy Channel With a Cooperative Jammer - 2015
  • Scalable Montgomery Modular Multiplication Architecture with Low-Latency and Low-Memory Bandwidth Requirement
  • Design and Performance Evaluation of A Low Transistor Ternary CNTFET SRAM Cell - 2015
  • Low-Power Programmable PRPG With Test Compression Capabilities - 2015
  • A Method to Extend Orthogonal Latin Square Codes - 2014
  • Digtial to time converter using SET - 2015
  • FPGA-Based Bit Error Rate PerformanceMeasurement of Wireless Systems - 2014
Previous article: Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through Scheme Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through Scheme Next article: Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications
COMPUTER SCIENCE PROJECTS ELECTRONICS PROJECTS MTech DSP Projects MTech DIP Projects MTech VLSI Projects MTech VHDL Projects MTech Verilog Projects MTech Communication Projects ELECTRICAL PROJECTS EMBEDDED PROJECTS MECHANICAL PROJECTS

sell academic m.tech, btech and be projects online

sell academic m.tech, btech and be projects online

Academic Final Year Projects

QUICK LINKS

  • Python Projects List
  • Java Projects with Source Code in NetBeans
  • Android Projects Download
  • Core Java Projects
  • Simple Python Projects
  • Android Projects with Source Code in Android Studio
  • Segmentation in Image Processing
  • Python Projects with Database
  • Digital Signal Processing pdf
  • Image Processing Using Python
  • VLSI Projects for Final Year ECE
  • Power Electronic Projects
  • Power System Projects
  • VLSI Projects for MTech
  • Power System Projects using Matlab
  • Power Electronics and Drives
SUPPORT
+91 9573777164
9:00am - 6:00pm IST
info@mtechprojects.com

Navigate

  • ABOUT
  • TESTIMONIALS
  • FIND A DEALER
  • CAREERS

CONTACT

  • CONTACT
  • FAQ
  • RESOURCES
  • EMAIL US

Useful links

  • REFUND & RETURN POLICY
  • PRIVACY POLICIES

Support

  • FACEBOOK
  • TWITTER
  • PINTEREST
  • GOOGLE PLUS

Disclaimer : MTech Projects, is not associated or affiliated with IEEE, in any way. The mentioned IEEE Projects here are student projects inspired by ideas from IEEE publications, not projects conducted by or associated with IEEE.

Talk to us?

Copyright © 2026 MTech Projects. All Rights Reserved.