Digitally implemented average current-mode control in discontinuous conduction mode PFC Rectifier - 2012


This paper proposes a digital average current-mode control method in discontinuous conduction mode (DCM) power factor correction rectifier. The proposed control technique does not estimate, but directly senses the average value of the inductor current in each switching cycle. It is implemented by means of a conventional current sensing circuit and a microcontroller. The calculation burden of the microcontroller is the same with that of conventional two-loop-controlled converter because the additional calculation process is not required. The control method achieves lower total harmonic distortion and higher power factor than the conventional technique. Experimental results with a 200-W prototype verify the feasibility and performance of the proposed control method.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Digitally Controlled Pulse Width Modulator for On-Chip Power Management (2014)ABSTRACT :A digitally controlled current starved pulse width modulator (PWM) is described in this paper. The current from the power grid
PROJECT TITLE :Design, Control, and Validation of a Charge-Sustaining Parallel Hybrid BicycleABSTRACT:Traffic congestion, energy, and environmental concerns are boosting the interest for light electric vehicles. Electrically power-assisted
PROJECT TITLE :Digitally Assisted Analog/RF Predistorter With a Small-Signal-Assisted Parameter Identification AlgorithmABSTRACT:This paper proposes a digitally assisted analog/radio frequency predistorter (ARFPD) and a linear
PROJECT TITLE :Efficient Linear Amplification Using Digitally Predistorted Overdriven Power AmplifiersABSTRACT:This paper investigates the consequences of crest factor reduction and digital predistortion on the performances of
PROJECT TITLE :Digitally Controlled Leakage-Based Oscillator and Fast Relocking MDLL for Ultra Low Power Sensor PlatformABSTRACT:This paper presents an all-digital multiplying delay-locked loop (MDLL) with a leakage-primarily

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry