PROJECT TITLE :

A High-Throughput Architecture of List Successive Cancellation Polar Codes Decoder With Large List Size - 2018

ABSTRACT:

As the first kind of forward error correction (FEC) codes that achieve channel capacity, polar codes have attracted a lot of analysis interest recently. Compared with other standard FEC codes, polar codes decoded by list successive cancellation decoding (LSCD) with a giant list size have higher error correction performance. But, because of the serial decoding nature of LSCD and therefore the high complexity of list management (LM), the decoding latency is high, which limits the usage of polar codes in sensible applications that need low latency and high throughput. In this work, we study the high-throughput implementation of LSCD with a giant list size. Specifically, at the algorithmic level, to attain an occasional decoding latency with moderate hardware complexity, 2 decoding schemes, a multi-bit double thresholding theme and a partial G-node look-ahead scheme, are proposed. Then, a high-throughput VLSI design implementing the proposed algorithms is developed with optimizations on totally different computation modules. From the implementation results on UMC ninety nm CMOS technology, the proposed design achieves decoding throughputs of one.103 Gbps, 97seven Mbps and 827 Mbps when the list sizes are eight, 16 and 32, respectively.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :GPU-Accelerated High-Throughput Online Stream Data Processing - 2018ABSTRACT:The Single Instruction Multiple Data (SIMD) architecture of Graphic Processing Units (GPUs) makes them perfect for parallel processing
PROJECT TITLE :High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder - 2017ABSTRACT:Owing to their capacity-achieving performance and low encoding and decoding complexity, polar codes have received significant
PROJECT TITLE : A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational Logic - 2016 ABSTRACT: This paper proposes a high-throughput energy-economical Successive
PROJECT TITLE : A High-Throughput Hardware Design of a One-Dimensional SPIHT Algorithm - 2016 ABSTRACT: Video display systems embrace frame memory, that stores video information for show. To scale back system price, video information
PROJECT TITLE :High-Throughput Multi-Core LDPC Decoders Based on x86 ProcessorABSTRACT:Low-Density Parity-Check (LDPC) codes are an economical means to correct transmission errors in digital communication systems. Although initially

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry