ABSTRACT:

Multiple-inputmultiple-output (MIMO) technology provides high data rate and enhanced quality of service for wireless communications. Since the benefits from MIMO result in a heavy computational load in detectors, the design of low-complexity sub-optimum receivers is currently an active area of research. Lattice-reduction-aided detection (LRAD) has been shown to be an effective low-complexity method with near-maximum-likelihood performance. In this paper, we advocate the use of systolic array architectures for MIMO receivers, and in particular we exhibit one of them based on LRAD. The “Lenstra-Lenstra-Lovász (LLL) lattice reduction algorithm” and the ensuing linear detections or successive spatial-interference cancellations can be located in the same array, which is considerably hardware-efficient. Since the conventional form of the LLL algorithm is not immediately suitable for parallel processing, two modified LLL algorithms are considered here for the systolic array. LLL algorithm with full-size reduction-LLL is one of the versions more suitable for parallel processing. Another variant is the all-swap lattice-reduction (ASLR) algorithm for complex-valued lattices, which processes all lattice basis vectors simultaneously within one iteration. Our novel systolic array can operate both algorithms with different external logic controls. In order to simplify the systolic array design, we replace the Lovász condition in the definition of LLL-reduced lattice with the looser Siegel condition. Simulation results show that for LR-aided linear detections, the bit-error-rate performance is still maintained with this relaxation. Comparisons between the two algorithms in terms of bit-error-rate performance, and average field-programmable gate array processing time in the systolic array are made, which shows that ASLR is a better choice for a systolic architecture, especially for systems with a large number of antennas.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :High-Throughput Digit-Level Systolic Multiplier Over Based on Irreducible TrinomialsABSTRACT:During this temporary, we tend to propose high-throughput digitlevel systolic structure for space-delay-efficient implementation
PROJECT TITLE :Comments on “Low-Latency Digit-Serial Systolic Double Basis Multiplier over $GF(2^)$ Using Subquadratic Toeplitz Matrix-Vector Product Approach”ABSTRACT:The digit-serial systolic double basis multiplier architecture
PROJECT TITLE :Modeling, Detection, and Diagnosis of Faults in Multilevel Memristor MemoriesABSTRACT:Memristors are an attractive choice for use in future memory architectures but are vulnerable to high defect densities thanks
PROJECT TITLE:Systolic array architecture for steerable multibeam VHF wave-digital RF aperturesABSTRACT:A a pair of-D massively parallel, high throughput, systolic array for a spatio-temporal wave-digital filter (WDF) design is
PROJECT TITLE:Low-Latency High-Throughput Systolic Multipliers Over $GF(2^)$ for NIST Recommended PentanomialsABSTRACT:Recently, finite field multipliers having high-throughput rate and low-latency have gained nice attention in

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry