PROJECT TITLE :

High-Performance NB-LDPC Decoder With Reduction of Message Exchange - 2016

ABSTRACT:

This paper presents a completely unique algorithm based on trellis min-max for decoding non-binary low-density parity-check (NB-LDPC) codes. This decoder reduces the number of messages exchanged between check node and variable node processors, that decreases the storage resources and also the wiring congestion and, so, will increase the throughput of the decoder. Our frame error rate performance simulations show that the proposed algorithm contains a negligible performance loss for high-rate codes with GF(16) and GF(32) and a performance loss smaller than zero.07 dB for top-rate codes over GF(64). Additionally, a layered decoder architecture is presented and implemented on a ninety-nm CMOS method for the subsequent high-rate NB-LDPC codes: (2304, 2048) over GF(sixteen), (837, 726) over GF(thirty two), and (1536, 134four) over GF(64). In all cases, the achieved throughput is over 1 Gb/s.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

CMOS Integrated Circuits Error Statistics Parity Check Codes Minimax Techniques Wiring Check Node (CN) Processing High Rate High Speed Layered Schedule Non-Binary Low-Density Parity-Check (NB-LDPC) VLSI Design
PROJECT TITLE : A High-Performance Index for Real-Time Matrix Retrieval ABSTRACT: The representation of data has been significantly altered as a result of the "embedding" method, which is a fundamental part of machine learning.
PROJECT TITLE : High-Performance Accurate and Approximate Multipliers for FPGA-based Hardware Accelerators ABSTRACT: In a wide variety of applications, including image and video processing and machine learning, multiplication
PROJECT TITLE : Development of High-Performance ABSTRACT: The construction industry is increasingly using terms like "green buildings," "sustainable construction," and "high-performance buildings." A healthier interior environment
PROJECT TITLE :Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template - 2017ABSTRACT:We tend to propose a completely unique asynchronous logic (async) quasi-delay-insensitive (QDI)
PROJECT TITLE :High-performance engineered gate transistor-based compact digital circuits - 2017ABSTRACT:A unique methodology for coming up with and realising compact digital circuits by engineering MOSFET gate electrode is proposed.