PROJECT TITLE :

Delay Analysis for Current Mode Threshold Logic Gate Designs - 2017

ABSTRACT:

Current mode may be a in style CMOS-based implementation of threshold logic functions, where the gate delay depends on the sensor size. This paper presents a brand new implementation of current mode threshold functions for improved gate delay and switching energy. An analytical method is also proposed in order to identify quickly the sensor size that minimizes the gate delay. Simulation results on completely different gates implemented using the optimum sensor size indicate that the proposed current mode implementation technique outperforms consistently the prevailing implementations in delay as well as switching energy.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

VLSI HSPICE MTech Projects
PROJECT TITLE : Train Time Delay Prediction for High-Speed Train Dispatching Based on Spatio-Temporal Graph Convolutional Network ABSTRACT: Train delay prediction has the potential to improve the quality of train dispatching,
PROJECT TITLE : Attention in Reasoning Dataset, Analysis, and Modeling ABSTRACT: Although attention has become an increasingly popular component in deep neural networks for the purpose of both interpreting data and improving
PROJECT TITLE :Stochastic Geometry Analysis of Coordinated Beamforming Small Cell Networks With CSI Delay - 2018ABSTRACT:This letter characterizes the performance of coordinated beamforming (CBF) in frequency division duplex systems
PROJECT TITLE :Digital Self-Interference Cancellation With Variable Fractional Delay FIR Filter for Full-Duplex Radios - 2018ABSTRACT:In full-duplex radios, delay alignment errors end in random mismatch between the self-interference
PROJECT TITLE :Stable Throughput and Delay Analysis of a Random Access Network With Queue-Aware Transmission - 2018ABSTRACT:In this Project, we tend to contemplate a 2-user and a 3-user slotted ALOHA network with multi-packet