PROJECT TITLE :

A 55-GHz-Bandwidth Track-and-Hold Amplifierin 28-nm Low-Power CMOS - 2016

ABSTRACT:

This temporary presents a 25-GS/s track-and-hold amplifier (THA) implemented in an exceedingly twenty eight-nm low-power digital CMOS process. Given the intrinsic low-pass behavior of the THA core, a frequency compensation technique is used to enhance the bandwidth by increasing the input amplitude for higher frequencies. This enhances the little-signal bandwidth by almost 30percent to seventy GHz. Massive-signal measurements show a 3-dB corner frequency of 55 GHz, which allows a performance sufficient for time-interleaved analog-to-digital converter systems operating higher than one hundred GS/s. At a peak-to-peak input amplitude of 400 mV, the whole harmonic distortion is -thirty two dB for a fifty-GHz input signal at a dc power consumption of seventy three mW.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

Cellular Radio Harmonic Distortion Low-Power Electronics Power Consumption Amplifiers Analogue-Digital Conversion Cmos Analogue Integrated Circuits Sample And Hold Circuits
PROJECT TITLE: Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme - 2015 ABSTRACT: A brand new style theme meant to boost the performance of true single-part clocked (TSPC) twin
PROJECT TITLE :A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line ArchitectureABSTRACT:A 3 MHz-to-1.eight GHz, 94 μW-to-nine.5 mW, all-digital delay-locked loop (ADDLL) using 65-nm CMOS technology
PROJECT TITLE :Low-power, parasitic-insensitive interface circuit for capacitive microsensorsABSTRACT:Capacitive transduction is ubiquitously employed at macro- and particularly micro-scales because of their simple structure and
PROJECT TITLE: Low-power, high-speed dual modulus prescalers based on branch-merged true single-phase clocked scheme - 2015 ABSTRACT: A brand new style theme meant to boost the performance of true single-part clocked (TSPC) twin