PROJECT TITLE :

An Efficient VLSI Architecture for Convolution Based DWT Using MAC - 2018

ABSTRACT:

The fashionable real time applications related to Image Processing and etc., demand high performance discrete wavelet rework (DWT). This paper proposes the floating point multiply accumulate circuit (MAC) based mostly 1D/2D-DWT, where the MAC is used to find the outputs of high/low pass FIR filters. The proposed technique is implemented with forty five nm CMOS technology and the results are compared with various existing techniques. The proposed 8 x eight-point floating purpose 2-levels 2D-DWT achieves 27.half-dozenpercent and 83.7percent of reduction in total space and web power respectively as compared with existing DWT [nine].


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

VLSI Communication MTech Projects
PROJECT TITLE : TARA: An Efficient Random Access Mechanism for NB-IoT by Exploiting TA Value Difference in Collided Preambles ABSTRACT: The 3rd Generation Partnership Project (3GPP) has specified the narrowband Internet of Things
PROJECT TITLE : ESVSSE Enabling Efficient, Secure, Verifiable Searchable Symmetric Encryption ABSTRACT: It is believed that symmetric searchable encryption, also known as SSE, will solve the problem of privacy in data outsourcing
PROJECT TITLE : ESA-Stream: Efficient Self-Adaptive Online Data Stream Clustering ABSTRACT: A wide variety of big data applications generate an enormous amount of streaming data that is high-dimensional, real-time, and constantly
PROJECT TITLE : Efficient Shapelet Discovery for Time Series Classification ABSTRACT: Recently, it was discovered that time-series shapelets, which are discriminative subsequences, are effective for the classification of time
PROJECT TITLE : Efficient Identity-based Provable Multi-Copy Data Possession in Multi-Cloud Storage ABSTRACT: A significant number of clients currently store multiple copies of their data on a variety of cloud servers. This helps