PROJECT TITLE:

Design and FPGA implementation of compressor based Vedic multiplier - 2014

ABSTRACT:

Multiplier is one vital block in digital signal processor, pc, etc. In this project, a novel high speed adder primarily based compressor has been proposed. Earlier version of computational systems such multipliers, parallel adders and serial adders utilized 0.5 adder and full adders for binary addition. [*fr1] adder and full adder are capable of adding a pair of and 3-bits respectively. To perform a lot of than 3-bit addition, either goes to serial or parallel adder. This might yield high area and high propagation delay-time.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Joint Transceiver Beamforming Design for Hybrid Full-Duplex and Half-Duplex Ad-Hoc Networks ABSTRACT: In this paper, we propose a joint transceiver beamforming design method for hybrid full-duplex (FD) and half-duplex
PROJECT TITLE : From Handcrafted to Deep Features for Pedestrian Detection A Survey ABSTRACT: Detecting pedestrians is an important but difficult problem in the field of computer vision, particularly in activities that are focused
PROJECT TITLE : Design of an agile training system based on Wireless Mesh Network ABSTRACT: Because of the difficulties associated with using traditional training methods and the lack of funding for agility training in college
PROJECT TITLE : An Empirical Review of Deep Learning Frameworks for Change Detection Model Design, Experimental Frameworks, Challenges and Research Needs ABSTRACT: One of the fundamental objectives of computer vision and video
PROJECT TITLE : Overcoming Data Availability Attacks in Blockchain Systems: Short Code-Length LDPC Code Design for Coded Merkle Tree ABSTRACT: Light nodes are a type of node that can be found in blockchains. These nodes only