A High-Linearity, 30 GS/s Track-and-Hold Amplifier and Time Interleaved Sample-and-Hold in an InP-on-CMOS Process

PROJECT TITLE :

A High-Linearity, 30 GS/s Track-and-Hold Amplifier and Time Interleaved Sample-and-Hold in an InP-on-CMOS Process

ABSTRACT:

A high-speed, track-and-hold amplifier and interleaved CMOS sample-and-hold circuit are implemented in an InP-on-CMOS fabrication method. Typical 50- Ω interchip interconnects between III-V and CMOS circuits are eliminated with heterogeneous integration of III-V on CMOS, yielding higher performance circuits at lower power consumption. The track-and-hold amplifier relies on a double-switching feedback architecture using 250 nm InP HBTs and achieves an IIP3 of nineteen dBm at a sampling rate of 30 GS/s. To the author's knowledge, this is the first revealed result of a high-speed track-and-hold amplifier in an InP BiCMOS process and the first implementation of a feedback linearized track-and-hold at a sampling rate above a pair of GS/s. Additionally, a unique HBT buffer with feedback is demonstrated to supply high linearity and low power for driving time-interleaved CMOS sample-and-hold circuits. A ninety nm time-interleaved CMOS sample-and-hold circuit is demonstrated to achieve better than -53 dBc HD3 at a sampling rate of five GS/s while consuming roughly twenty four mW per channel.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here