My Account | Careers | Downloads | Blog

PROJECT TITLE :

A 27 mW Reconfigurable Marker-Less Logarithmic Camera Pose Estimation Engine for Mobile Augmented Reality Processor

ABSTRACT:

A marker-less camera cause estimation engine (CPEE) with reconfigurable logarithmic SIMD processor is proposed for the view angle estimation used in mobile augmented reality (AR) applications. Compared to previous marker-primarily based approach, marker-less camera create estimation can overlay virtual pictures directly on wildlife while not the help of markers. But, they require one hundred fifty× larger computing prices and massive power consuming floating-point operations where such requirement severely restricts real-time operations and low-power implementations in mobile platform, respectively. To overcome the gap in computational prices between marker-primarily based and marker-less methodology, speculative execution (SE) and reconfigurable information-arrangement layer (RDL) are proposed to cut back computing time by 17p.c and 27p.c, respectively. For low-power implementation of floating-point units, logarithmic processing part (LPE) is intended to scale back overall power consumption by 18percent. The proposed marker-less CPEE is fabricated in sixty five nm Logic CMOS technology, and successfully realizes real-time marker-less camera create estimation with solely 27 mW power consumption.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Cascaded Composite Turbulence and Misalignment: Statistical Characterization and Applications to Reconfigurable Intelligent Surface-Empowered Wireless Systems ABSTRACT: It is anticipated that high-frequency
PROJECT TITLE :Reconfigurable Decoder for LDPC and Polar Codes - 2018ABSTRACT:With low-density parity-check (LDPC) code and polar code selected as the standard codes for 5G eMBB situation, one challenge is how to boost the hardware
PROJECT TITLE :VLSI design of low-cost and high-precision fixed-point reconfigurable FFT processors - 2018ABSTRACT:Quick Fourier transform (FFT) plays an vital role in digital signal processing systems. In this study, the authors
PROJECT TITLE :Multipliers-Driven Perturbation of Coefficients for Low-Power Operation in Reconfigurable FIR Filters - 2017ABSTRACT:Reconfigurable finite-impulse response (FIR) filters are one in every of the most widely implemented
PROJECT TITLE :Reconfigurable Constant Multiplication for FPGAs - 2017ABSTRACT:This paper introduces a replacement heuristic to get pipelined run-time reconfigurable constant multipliers for field-programmable gate arrays (FPGAs).

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry