My Account | Careers | Downloads | Blog

PROJECT TITLE :

A Dynamically Optimized SSVEP Brain–Computer Interface (BCI) Speller

ABSTRACT:

The aim of this study was to design a dynamically optimized steady-state visually evoked potential (SSVEP) brain–computer interface (BCI) system with enhanced performance relative to previous SSVEP BCIs in terms of the amount of things selectable on the interface, accuracy, and speed. In this approach, the row/column (RC) paradigm was used in a very SSVEP speller to extend the amount of things. The target is detected by subsequently determining the row and column coordinates. To improve spelling accuracy, we have a tendency to added a posterior processing after the canonical correlation analysis (CCA) approach to scale back the interfrequency variation between totally different subjects and named the new Signal Processing methodology CCA-RV, and designed a true-time biofeedback mechanism to extend attention on the visual stimuli. To realize reasonable online spelling speed, both mounted and dynamic approaches for setting the optimal stimulus duration were implemented and compared. Experimental results for 11 subjects recommend that the CCA-RV technique and the $64000-time biofeedback effectively increased accuracy compared with CCA and the absence of real-time feedback, respectively. In addition, each optimization approaches for setting stimulus duration achieved reasonable on-line spelling performance. But, the dynamic optimization approach yielded a higher practical information transfer rate (PITR) than the fastened optimization approach. The average online PITR achieved by the proposed adaptive SSVEP speller, including the time required for breaks between choices and error correction, was 41.08 bit/min. These results indicate that our BCI speller is promising for use in SSVEP-primarily based BCI applications.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Dynamically Updatable Ternary Segmented Aging Bloom Filter for OpenFlow-Compliant Low-Power Packet Processing - 2018ABSTRACT:OpenFlow, the most protocol for software-outlined networking, requires large-sized rule
PROJECT TITLE :10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage - 2017ABSTRACT:We have a tendency to gift, during this paper, a replacement 10T static
PROJECT TITLE : A Dynamically Reconfigurable Multi-ASIP Architecture for Multi-standard and Multimode Turbo Decoding - 2016 ABSTRACT: The multiplication of wireless communication standards is introducing the requirement of
PROJECT TITLE: Design Method of Single-Flux-Quantum Logic Circuits Using Dynamically Reconfigurable Logic Gates - 2015 ABSTRACT: In this study, we tend to designed and tested dynamically reconfigurable AND/OR and NAND/NOR single
PROJECT TITLE :Effectiveness of Structured Textures on Dynamically Changing Terrain-like SurfacesABSTRACT:Previous perceptual research and human factors studies have identified many effective methods for texturing 3D surfaces

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry