DLAU: A Scalable Deep Learning Accelerator Unit on FPGA - 2017 PROJECT TITLE :DLAU: A Scalable Deep Learning Accelerator Unit on FPGA - 2017ABSTRACT:Because the emerging field of Machine Learning, Deep Learning shows excellent ability in solving complicated learning issues. However, the size of the networks becomes increasingly massive scale due to the stress of the sensible applications, that poses vital challenge to construct a high performance implementations of Deep Learning neural networks. In order to enhance the performance also to maintain the low power value, in this paper we style Deep Learning accelerator unit (DLAU), that is a scalable accelerator design for giant-scale Deep Learning networks using field-programmable gate array (FPGA) because the hardware prototype. The DLAU accelerator employs 3 pipelined processing units to improve the throughput and utilizes tile techniques to explore locality for Deep Learning applications. Experimental results on the state-of-the-art Xilinx FPGA board demonstrate that the DLAU accelerator is able to realize up to thirty six.one× speedup comparing to the Intel Core2 processors, with the facility consumption at 234 mW. Did you like this research project? To get this research project Guidelines, Training and Code... Click Here facebook twitter google+ linkedin stumble pinterest Low-Complexity Digit-Serial Multiplier Over GF(2m) Based on Efficient Toeplitz Block Toeplitz Matrix–Vector Product Decomposition - 2017 High-Speed and Low-Latency ECC Processor Implementation Over GF(2m) on FPGA - 2017
