A 28 Gb/s Multistandard Serial Link Transceiver for Backplane Applications in 28 nm CMOS


This paper presents an influence- and area-efficient multistandard serial link transceiver designed for backplane application rates of up to 28 Gb/s, like OIF CEI-25G, CEI-28G, and IEEE 802.3bj 100G-KR4. The receiver features a continual-time linear equalizer, variable gain amplifier, and a fourteen-tap call feedback equalizer, as well as eight floating taps. The transmitter features a a pair of:1 multiplexer with a duty cycle distortion corrected [*fr1]-rate clock and a full-rate supply-series terminated driver with a 5-faucet feed-forward equalizer. The shared PLL employs a transformer-primarily based LC-VCO that achieves a VCO tuning vary of 20G to 29 GHz and 0.23 ps RMS jitter at hundred twenty five GHz. The transmitter output shows only 50 fs duty-cycle distortion. The transceiver will compensate a forty dB insertion loss backplane channel (excluding package) at a knowledge rate of 25.seventy eight Gb/s with eight channels running simultaneously. It is fabricated in twenty eight nm normal CMOS and analog section consumes solely 295 mW at one V supply with transmitter driver at 1.twenty five V. Such low power consumption and performance are achieved by combination of advanced twenty eight nm process, low power and performance driven receiver and transmitter topologies, widely adopted bandwidth extension techniques, built-in analog calibrations and one common PLL with a transformer based mostly VCO for four transceivers.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Network planning for dual residential- business exploitation of next-generation passive optical networks to provide symmetrical 1 Gb/s servicesABSTRACT:Demand for high-speed access for business and residential subscribers
PROJECT TITLE :A 0.8-to-6.5 Gb/s Continuous-Rate Reference-Less Digital CDR With Half-Rate Common-Mode Clock-Embedded SignalingABSTRACT:This paper presents never-ending-rate reference-less clock and data recovery (CDR) circuit
PROJECT TITLE :A 25 Gb/s, 4.4 V-Swing, AC-Coupled Ring Modulator-Based WDM Transmitter with Wavelength Stabilization in 65 nm CMOSABSTRACT:Silicon photonics devices supply promising solution to satisfy the growing bandwidth demands
PROJECT TITLE :A 25 Gb/s Burst-Mode Receiver for Low Latency Photonic Switch NetworksABSTRACT:We tend to report a dc-coupled burst-mode (BM) receiver for optical links during a dynamically reconfigurable network. Through the introduction
PROJECT TITLE :A 7 Gb/s Embedded Clock Transceiver for Energy Proportional LinksABSTRACT:A speedy-on/off transceiver for embedded clock design that enables energy proportional communication over the serial link is presented. In

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry