PROJECT TITLE :
A-WiNoC: Adaptive Wireless Network-on-Chip Architecture for Chip Multiprocessors
With the rise of chip multiprocessors, an energy-economical communication material is needed to satisfy the info rate needs of future multi-core systems. The Network-on-Chip (NoC) paradigm is quick changing into the quality communication infrastructure to supply scalable inter-core communication. However, research has shown that metallic interconnects cause high latency and consume excess energy in NoC architectures. Rising technologies like on-chip wireless interconnects can alleviate the ability and bandwidth issues of ancient metallic NoCs. In this paper, we have a tendency to propose A-WiNoC, a scalable, adaptable wireless Network-on-Chip architecture that uses energy efficient wireless transceivers and improves network throughput by dynamically re-assigning channels in response to bandwidth demands from different cores. To implement such adaptability in our network at run-time, we tend to propose an adaptable algorithm that works in the background along with a token sharing scheme to totally utilize the wireless bandwidth efficiently. Since no wireless NoC style has been completely realized with current technology, we have a tendency to describe technology trends in designing energy-efficient wireless transceivers with emerging technologies. We have a tendency to compare our proposed A-WiNoC to both wireless and wired topologies at 64 cores, with results showing a 1.four-two.6 speedup on real applications and a 54 % improvement in throughput for synthetic traffic. Using Synopsys Style Compiler, our results indicate that a-WiNoC saves twenty five-35 percent energy over alternative state-of-the-art networks. We have a tendency to show that a-WiNoC can scale to 256 cores with an energy improvement of 21 p.c and a saturation throughput increase of roughly thirty seven %.
Did you like this research project?
To get this research project Guidelines, Training and Code... Click Here