A Fault Location Technique for Two-Terminal Multisection Compound Transmission Lines Using Synchronized Phasor Measurements


This paper presents a fault location technique for two-terminal multisection compound transmission lines, which combine overhead lines with underground power cables, using synchronized phasor measurements acquired by global positioning system (GPS) based phasor measurement units (PMUs) or digital relays with embedded PMU or by fault-on relay data synchronization algorithms. The technique is extended from a two-terminal fault location method with synchronized phasor measurements as inputs. A novel fault section selector is proposed to select the fault line section in advance. The proposed technique has the ability to locate a fault no matter where the fault is on overhead line or underground power cable. The adopted technique has a solid theoretical foundation and is direct and simple in terms of computational complexity. Both extensive simulation results and field test results are presented to demonstrate the effectiveness of the proposed scheme. The proposed technique has already been implemented in the Taiwan power system since the year 2008. Up to the present, the proposed technique yields excellent performance in practice.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Enhancing Fault Tolerance and Resource Utilization in Unidirectional Quorum-Based Cycle Routing - 2018ABSTRACT:Cycle-based optical network routing, whether or not using synchronous optical networking rings or p-cycles,
PROJECT TITLE :Faultprog: Testing the Accuracy of Binary-Level Software Fault Injection - 2018ABSTRACT:Off-The-Shelf (OTS) software parts are the cornerstone of contemporary systems, as well as safety-important ones. However,
PROJECT TITLE :Symbolic Synthesis of Timed Models with Strict 2-Phase Fault Recovery - 2018ABSTRACT:In this article, we tend to concentrate on economical synthesis of fault-tolerant timed models from their fault-intolerant version.
PROJECT TITLE :Fault Space Transformation: A Generic Approach to Counter Differential Fault Analysis and Differential Fault Intensity Analysis on AES-like Block Ciphers - 2017ABSTRACT:Classical fault attacks, like differential
PROJECT TITLE :Fault Tolerant Logic Cell FPGA - 2017ABSTRACT:It is proposed fault tolerant logic cell - LUT FPGA consistent with concept of the functionally complete tolerant element (FCT). The FCT component (logic element with

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry