PROJECT TITLE :

New Twin Crossbar Architecture of Binary Memristors for Low-Power Image Recognition With Discrete Cosine Transform

ABSTRACT:

In this paper, we propose a new twin crossbar architecture of binary memristors for low-power image recognition. Within the new twin crossbar, we tend to use two identical memristor arrays rather than using the previous complementary memristor arrays of M+ and M−. Thereby, we have a tendency to will apply the discrete cosine transform (DCT) algorithm to cut back the number of low-resistance state (LRS) cells in the 2 identical M+ arrays. With the reduced number of LRS cells in 2 M+ arrays, the power consumption in the crossbar will be considerably saved compared to the previous complementary crossbar that's not suitable to DCT. When the quantity of discarded coefficients within the DCT matrix is 56.twenty five%, 67.19%, seventy six.fifty six%, and 84.38%, the ability consumption of the new twin crossbar is reduced by 51.7%, 61.3%, sixty nine.nine%, and 77.4%, respectively, compared to the previous complementary one.


Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here


PROJECT TITLE :Performance Analysis of a New Calibration Method for Fiber Nonlinearity Compensation - 2018ABSTRACT:Digital signal processing for fiber nonlinearity compensation could be a key enabler for the ever-increasing demand
PROJECT TITLE :New Bound on Partial Hamming Correlation of Low-Hit-Zone Frequency Hopping Sequences and Optimal Constructions - 2018ABSTRACT:During this letter, a brand new bound on partial Hamming correlation (PHC) of low-hit-zone
PROJECT TITLE :New Automatic Modulation Classifier Using Cyclic-Spectrum Graphs With Optimal Training Features - 2018ABSTRACT:A new feature-extraction paradigm for graph-based automatic modulation classification is proposed in
PROJECT TITLE :A New Construction of EVENODD Codes With Lower Computational Complexity - 2018ABSTRACT:EVENODD codes are binary array codes for correcting double disk failures in RAID-half-dozen with asymptotically optimal encoding
PROJECT TITLE :Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates - 2018ABSTRACT:In this paper, novel circuits for XOR/XNOR and simultaneous XOR-XNOR functions are proposed. The proposed circuits are highly optimized

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry