Cache sharing on modern Chip Multiprocessors (CMPs) reduces communication latency among corunning threads, and also causes interthread cache contention. Most previous studies on the influence of cache sharing have concentrated on the design or management of shared cache. The observed influence is often constrained by the reliance on simulators, the use of out-of-date benchmarks, or the limited coverage of deciding factors. This paper describes a systematic measurement of the influence with most of the potentially important factors covered. The measurement shows some surprising results. Contrary to commonly perceived importance of cache sharing, neither positive nor negative effects from the cache sharing are significant for most of the program executions in the PARSEC benchmark suite, regardless of the types of parallelism, input data sets, architectures, numbers of threads, and assignments of threads to cores. After a detailed analysis, we find that the main reason is the mismatch between the software design (and compilation) of multithreaded applications and CMP architectures. By performing source code transformations on the programs in a cache-sharing-aware manner, we observe up to 53 percent performance increase when the threads are placed on cores appropriately, confirming the software-hardware mismatch as a main reason for the observed insignificance of the influence from cache sharing, and indicating the important role of cache-sharing-aware transformations-a topic only sporadically studied so far-for exerting the power of shared cache.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Figures-of-Merit to Evaluate the Significance of Switching Noise in Analog CircuitsABSTRACT:An analysis flow is proposed to determine the importance of induced (switching) noise in analog circuits. The proposed
PROJECT TITLE :Significance of Adhesion-Reduced Bouncing in Dynamic Contacts of Ohmic RF MEMS SwitchesABSTRACT:This paper presents a mathematical Euler-Bernoulli beam-based mostly model that simulates the dynamic behavior of typical
PROJECT TITLE : Multi-Core Embedded Wireless Sensor Networks Architecture and Applications - 2014 ABSTRACT: Technological advancements in the silicon industry, as predicted by Moore's law, have enabled integration of billions
PROJECT TITLE : Fast and Secure Multihop Broadcast Solutions for Intervehicular Communication - 2014 ABSTRACT: Intervehicular communication (IVC) is an important emerging research area that is expected to considerably contribute
PROJECT TITLE : Efficient Data Collection for Large-Scale Mobile Monitoring Applications - 2014 ABSTRACT: Radio frequency identification (RFID) and wireless sensor networks (WSNs) have been popular in the industrial field,

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry