Work Function Engineering With Linearly Graded Binary Metal Alloy Gate Electrode for Short-Channel SOI MOSFET


Over the last few decades, silicon-on-insulator (SOI) technology has been identified as one possible solution for enhancing the performance of CMOS because of its numerous advantages over conventional bulk CMOS technology. One of the primary drawbacks of short-channel SOI MOSFET is the degradation of device threshold voltage with decreasing channel length. Drain-induced barrier-lowering (DIBL) effect, generated from high drain bias, is the main cause behind this length-dependent nature of threshold voltage. This “instability” in threshold voltage is responsible for making SOI device design very challenging. The instability that is known as the threshold voltage rolloff restricts further scaling of SOI devices. In this paper, an idea of work function engineering with continuous horizontal mole fraction variation in a binary alloy gate has been proposed and implemented theoretically. Analytical model-based simulation verified that performance of proposed SOI MOSFET is improved as it has higher immunity to DIBL effect.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :Using Immersive Virtual Reality to Reduce Work Accidents in Developing CountriesABSTRACT:Thousands of individuals die or are injured in work accidents each year. Although the shortage of safety equipment is one
PROJECT TITLE :Assistive Situation Awareness System for Mobile Multimachine Work EnvironmentsABSTRACT:Mobile multimachine work environments, generally, include varying sorts of machines driving across a website to complete a moving
PROJECT TITLE :Impact of AlN Interfacial Dipole on Effective Work Function of Ni and Band Alignment of Ni/HfO2/In0.53Ga0.47As Gate-StackABSTRACT:AlN has successfully been applied to passivate the oxide/III–V interface; but,
PROJECT TITLE :Ion-Implanted TiN Metal Gate With Dual Band-Edge Work Function and Excellent Reliability for Advanced CMOS Device ApplicationsABSTRACT:This paper proposed, for the primary time, that the dual band-edge effective
PROJECT TITLE :Comparison of Gate-Metal Work Function Variability Between Ge and Si p-Channel FinFETsABSTRACT:During this paper, for the first time, the performance of a Ge p-channel FinFET in the presence of random grain-orientation-induced

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry