On-Chip Clocking of Nanomagnet Logic Lines and Gates


The nanomagnet logic (NML) devices considered here are variants of proposed components for the edge-driven, quantum-dot cellular automata device architecture, where the position of electrons on quantum dots was suggested as a mechanism for representing binary state. To control NML circuit components (e.g., gates and lines), to date, externally generated magnetic fields have served as a clock. The clock is used to make the magnets in a circuit ensemble transition to a metastable state, so fringing fields from individual devices can set the state of a neighboring device in accordance with a new input. However, such a clocking scheme is obviously not extensible to chip-level systems. For NML to be a viable candidate for digital systems, a mechanism for simultaneously modulating the energy barriers of a group of devices must be implemented “on-chip,” and guarantee unidirectional dataflow from circuit input to circuit output. We have experimentally demonstrated a CMOS-compatible clock, and used it to reevaluate all of the NML constructs required for a functionally complete logic set. All possible input combinations to said constructs were successfully considered. Experiments were designed to promote unidirectional dataflow.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE : Statistical Framework and Built-In Self Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators - 2016 ABSTRACT: This paper presents a model-fitting framework to correlate the on-chip measured
PROJECT TITLE : A New CDMA Encoding/Decoding Method for on-Chip Communication Network - 2016 ABSTRACT: As a high performance on-chip communication methodology, the code division multiple access (CDMA) technique has recently
PROJECT TITLE: Thwarting Scan Based Attacks on Secure-ICs With On-Chip Comparison - 2014 ABSTRACT: Hardware implementation of cryptographic algorithms is subject to various attacks. It's been previously demonstrated that scan
PROJECT TITLE :Digitally Controlled Pulse Width Modulator for On-Chip Power Management (2014)ABSTRACT :A digitally controlled current starved pulse width modulator (PWM) is described in this paper. The current from the power grid
PROJECT TITLE :A Survey of Emerging Interconnects for On-Chip Efficient Multicast and Broadcast in Many-CoresABSTRACT:Networks-on-chip (NoC) have emerged to tackle different on-chip communication challenges and will satisfy different

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry