A low-cost methodology for profiling the power consumption of network equipment


Rate adaptation technologies aim at establishing a linear relationship between power consumption and traffic load in packet networks. They rely on power profiles of network components, which map system configurations and traffic masses onto power consumption levels, for the selection of network resources to position into low-power states and to identify new system styles with high power-saving yields. We tend to introduce a technique for profiling the ability consumption of network systems that reconciles modeling accuracy with value containment and rapidity in the preparation and execution of power measurements. We apply the methodology to network systems from multiple vendors and notice it capable of delivering a clear message: the ability savings enabled by protocol and system software upgrades that support demandtimescale rate adaptation are worthwhile, but also largely inferior to those attainable with a brand new generation of hardware platforms that pervasively deploy packet-timescale rate adaptation.

Did you like this research project?

To get this research project Guidelines, Training and Code... Click Here

PROJECT TITLE :VLSI design of low-cost and high-precision fixed-point reconfigurable FFT processors - 2018ABSTRACT:Quick Fourier transform (FFT) plays an vital role in digital signal processing systems. In this study, the authors
PROJECT TITLE : Low-Cost Localization for Multihop Heterogeneous Wireless Sensor Networks - 2016 ABSTRACT: In this paper, we tend to propose a completely unique low-cost localization algorithm tailored for multihop heterogeneous
PROJECT TITLE : Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches - 2016 ABSTRACT: The traditional error correcting code (ECC) schemes for caches are primarily based on a fastened mapping
PROJECT TITLE : Low-Cost and High-Reduction Approaches for Power Droop During Launch-On-Shift Scan-Based Logic BIST - 2016 ABSTRACT: Throughout at-speed check of high performance sequential ICs using scan-based mostly Logic
PROJECT TITLE : Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames - 2016 ABSTRACT: Radiation-induced multiple bit upsets (MBUs) are a serious reliability concern in nanoscale technology nodes. Occurrence

Ready to Complete Your Academic MTech Project Work In Affordable Price ?

Project Enquiry